source: FPGA/FTU/clock/FTU_dcm_50M_to_50M_arwz.ucf@ 763

Last change on this file since 763 was 273, checked in by qweitzel, 14 years ago
new structure for FTU firmware, not yet finished
File size: 713 bytes
Line 
1# Generated by Xilinx Architecture Wizard
2# --- UCF Template Only ---
3# Cut and paste these attributes into the project's UCF file, if desired
4INST DCM_SP_INST CLK_FEEDBACK = NONE;
5INST DCM_SP_INST CLKDV_DIVIDE = 2.0;
6INST DCM_SP_INST CLKFX_DIVIDE = 2;
7INST DCM_SP_INST CLKFX_MULTIPLY = 2;
8INST DCM_SP_INST CLKIN_DIVIDE_BY_2 = FALSE;
9INST DCM_SP_INST CLKIN_PERIOD = 20.000;
10INST DCM_SP_INST CLKOUT_PHASE_SHIFT = NONE;
11INST DCM_SP_INST DESKEW_ADJUST = SYSTEM_SYNCHRONOUS;
12INST DCM_SP_INST DFS_FREQUENCY_MODE = LOW;
13INST DCM_SP_INST DLL_FREQUENCY_MODE = LOW;
14INST DCM_SP_INST DUTY_CYCLE_CORRECTION = TRUE;
15INST DCM_SP_INST FACTORY_JF = C080;
16INST DCM_SP_INST PHASE_SHIFT = 0;
17INST DCM_SP_INST STARTUP_WAIT = FALSE;
Note: See TracBrowser for help on using the repository browser.