DocumentHdrVersion "1.1" Header (DocumentHdr version 2 dmPackageRefs [ (DmPackageRef library "IEEE" unitName "STD_LOGIC_1164" itemName "ALL" ) (DmPackageRef library "IEEE" unitName "STD_LOGIC_ARITH" itemName "ALL" ) (DmPackageRef library "IEEE" unitName "STD_LOGIC_UNSIGNED" itemName "ALL" ) (DmPackageRef library "UNISIM" unitName "VComponents" itemName "ALL" ) ] libraryRefs [ "IEEE" "UNISIM" ] ) version "24.1" appVersion "2009.1 (Build 12)" model (Symbol commonDM (CommonDM ldm (LogicalDM ordering 1 suid 5,0 usingSuid 1 emptyRow *1 (LEmptyRow ) uid 74,0 optionalChildren [ *2 (RefLabelRowHdr ) *3 (TitleRowHdr ) *4 (FilterRowHdr ) *5 (RefLabelColHdr tm "RefLabelColHdrMgr" ) *6 (RowExpandColHdr tm "RowExpandColHdrMgr" ) *7 (GroupColHdr tm "GroupColHdrMgr" ) *8 (NameColHdr tm "NameColHdrMgr" ) *9 (ModeColHdr tm "ModeColHdrMgr" ) *10 (TypeColHdr tm "TypeColHdrMgr" ) *11 (BoundsColHdr tm "BoundsColHdrMgr" ) *12 (InitColHdr tm "InitColHdrMgr" ) *13 (EolColHdr tm "EolColHdrMgr" ) *14 (LogPort port (LogicalPort lang 10 decl (Decl n "dna" t "STD_LOGIC_VECTOR" b "(63 DOWNTO 0)" o 1 suid 4,0 ) ) uid 162,0 ) *15 (LogPort port (LogicalPort lang 10 decl (Decl n "ready" t "STD_LOGIC" o 2 suid 5,0 ) ) uid 164,0 ) ] ) pdm (PhysicalDM displayShortBounds 1 editShortBounds 1 uid 87,0 optionalChildren [ *16 (Sheet sheetRow (SheetRow headerVa (MVa cellColor "49152,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" ) cellVa (MVa cellColor "65535,65535,65535" fontColor "0,0,0" font "Tahoma,10,0" ) groupVa (MVa cellColor "39936,56832,65280" fontColor "0,0,0" font "Tahoma,10,0" ) emptyMRCItem *17 (MRCItem litem &1 pos 3 dimension 20 ) uid 89,0 optionalChildren [ *18 (MRCItem litem &2 pos 0 dimension 20 uid 90,0 ) *19 (MRCItem litem &3 pos 1 dimension 23 uid 91,0 ) *20 (MRCItem litem &4 pos 2 hidden 1 dimension 20 uid 92,0 ) *21 (MRCItem litem &14 pos 0 dimension 20 uid 163,0 ) *22 (MRCItem litem &15 pos 1 dimension 20 uid 165,0 ) ] ) sheetCol (SheetCol propVa (MVa cellColor "0,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" textAngle 90 ) uid 93,0 optionalChildren [ *23 (MRCItem litem &5 pos 0 dimension 20 uid 94,0 ) *24 (MRCItem litem &7 pos 1 dimension 50 uid 95,0 ) *25 (MRCItem litem &8 pos 2 dimension 100 uid 96,0 ) *26 (MRCItem litem &9 pos 3 dimension 50 uid 97,0 ) *27 (MRCItem litem &10 pos 4 dimension 100 uid 98,0 ) *28 (MRCItem litem &11 pos 5 dimension 100 uid 99,0 ) *29 (MRCItem litem &12 pos 6 dimension 50 uid 100,0 ) *30 (MRCItem litem &13 pos 7 dimension 80 uid 101,0 ) ] ) fixedCol 4 fixedRow 2 name "Ports" uid 88,0 vaOverrides [ ] ) ] ) uid 73,0 ) genericsCommonDM (CommonDM ldm (LogicalDM emptyRow *31 (LEmptyRow ) uid 103,0 optionalChildren [ *32 (RefLabelRowHdr ) *33 (TitleRowHdr ) *34 (FilterRowHdr ) *35 (RefLabelColHdr tm "RefLabelColHdrMgr" ) *36 (RowExpandColHdr tm "RowExpandColHdrMgr" ) *37 (GroupColHdr tm "GroupColHdrMgr" ) *38 (NameColHdr tm "GenericNameColHdrMgr" ) *39 (TypeColHdr tm "GenericTypeColHdrMgr" ) *40 (InitColHdr tm "GenericValueColHdrMgr" ) *41 (PragmaColHdr tm "GenericPragmaColHdrMgr" ) *42 (EolColHdr tm "GenericEolColHdrMgr" ) ] ) pdm (PhysicalDM displayShortBounds 1 editShortBounds 1 uid 115,0 optionalChildren [ *43 (Sheet sheetRow (SheetRow headerVa (MVa cellColor "49152,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" ) cellVa (MVa cellColor "65535,65535,65535" fontColor "0,0,0" font "Tahoma,10,0" ) groupVa (MVa cellColor "39936,56832,65280" fontColor "0,0,0" font "Tahoma,10,0" ) emptyMRCItem *44 (MRCItem litem &31 pos 3 dimension 20 ) uid 117,0 optionalChildren [ *45 (MRCItem litem &32 pos 0 dimension 20 uid 118,0 ) *46 (MRCItem litem &33 pos 1 dimension 23 uid 119,0 ) *47 (MRCItem litem &34 pos 2 hidden 1 dimension 20 uid 120,0 ) ] ) sheetCol (SheetCol propVa (MVa cellColor "0,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" textAngle 90 ) uid 121,0 optionalChildren [ *48 (MRCItem litem &35 pos 0 dimension 20 uid 122,0 ) *49 (MRCItem litem &37 pos 1 dimension 50 uid 123,0 ) *50 (MRCItem litem &38 pos 2 dimension 100 uid 124,0 ) *51 (MRCItem litem &39 pos 3 dimension 100 uid 125,0 ) *52 (MRCItem litem &40 pos 4 dimension 50 uid 126,0 ) *53 (MRCItem litem &41 pos 5 dimension 50 uid 127,0 ) *54 (MRCItem litem &42 pos 6 dimension 80 uid 128,0 ) ] ) fixedCol 3 fixedRow 2 name "Ports" uid 116,0 vaOverrides [ ] ) ] ) uid 102,0 type 1 ) VExpander (VariableExpander vvMap [ (vvPair variable "HDLDir" value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_TB_lib\\hdl" ) (vvPair variable "HDSDir" value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_TB_lib\\hds" ) (vvPair variable "SideDataDesignDir" value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_TB_lib\\hds\\dna_gen_tester\\interface.info" ) (vvPair variable "SideDataUserDir" value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_TB_lib\\hds\\dna_gen_tester\\interface.user" ) (vvPair variable "SourceDir" value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_TB_lib\\hds" ) (vvPair variable "appl" value "HDL Designer" ) (vvPair variable "arch_name" value "interface" ) (vvPair variable "config" value "%(unit)_%(view)_config" ) (vvPair variable "d" value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_TB_lib\\hds\\dna_gen_tester" ) (vvPair variable "d_logical" value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_TB_lib\\hds\\dna_gen_tester" ) (vvPair variable "date" value "03.03.2011" ) (vvPair variable "day" value "Do" ) (vvPair variable "day_long" value "Donnerstag" ) (vvPair variable "dd" value "03" ) (vvPair variable "entity_name" value "dna_gen_tester" ) (vvPair variable "ext" value "" ) (vvPair variable "f" value "interface" ) (vvPair variable "f_logical" value "interface" ) (vvPair variable "f_noext" value "interface" ) (vvPair variable "group" value "UNKNOWN" ) (vvPair variable "host" value "IHP110" ) (vvPair variable "language" value "VHDL" ) (vvPair variable "library" value "FACT_FAD_TB_lib" ) (vvPair variable "library_downstream_HdsLintPlugin" value "$HDS_PROJECT_DIR/FACT_FAD_TB_lib/designcheck" ) (vvPair variable "library_downstream_ISEPARInvoke" value "$HDS_PROJECT_DIR/FACT_FAD_TB_lib/ise" ) (vvPair variable "library_downstream_ImpactInvoke" value "$HDS_PROJECT_DIR/FACT_FAD_TB_lib/ise" ) (vvPair variable "library_downstream_ModelSimCompiler" value "$HDS_PROJECT_DIR/FACT_FAD_TB_lib/work" ) (vvPair variable "library_downstream_XSTDataPrep" value "$HDS_PROJECT_DIR/FACT_FAD_TB_lib/ise" ) (vvPair variable "mm" value "03" ) (vvPair variable "module_name" value "dna_gen_tester" ) (vvPair variable "month" value "Mrz" ) (vvPair variable "month_long" value "März" ) (vvPair variable "p" value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_TB_lib\\hds\\dna_gen_tester\\interface" ) (vvPair variable "p_logical" value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_TB_lib\\hds\\dna_gen_tester\\interface" ) (vvPair variable "package_name" value "" ) (vvPair variable "project_name" value "FACT_FAD" ) (vvPair variable "series" value "HDL Designer Series" ) (vvPair variable "task_DesignCompilerPath" value "" ) (vvPair variable "task_LeonardoPath" value "" ) (vvPair variable "task_ModelSimPath" value "D:\\modeltech_6.5e\\win32" ) (vvPair variable "task_NC-SimPath" value "" ) (vvPair variable "task_PrecisionRTLPath" value "" ) (vvPair variable "task_QuestaSimPath" value "" ) (vvPair variable "task_VCSPath" value "" ) (vvPair variable "this_ext" value "" ) (vvPair variable "this_file" value "interface" ) (vvPair variable "this_file_logical" value "interface" ) (vvPair variable "time" value "09:57:26" ) (vvPair variable "unit" value "dna_gen_tester" ) (vvPair variable "user" value "daqct3" ) (vvPair variable "version" value "2009.1 (Build 12)" ) (vvPair variable "view" value "interface" ) (vvPair variable "year" value "2011" ) (vvPair variable "yy" value "11" ) ] ) LanguageMgr "VhdlLangMgr" uid 72,0 optionalChildren [ *55 (SymbolBody uid 8,0 optionalChildren [ *56 (CptPort uid 152,0 ps "OnEdgeStrategy" shape (Triangle uid 153,0 ro 270 va (VaSet vasetType 1 fg "0,65535,0" ) xt "26000,6625,26750,7375" ) tg (CPTG uid 154,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 155,0 va (VaSet ) xt "23300,6500,25000,7500" st "dna" ju 2 blo "25000,7300" tm "CptPortNameMgr" ) ) dt (MLText uid 156,0 va (VaSet ) ) thePort (LogicalPort lang 10 decl (Decl n "dna" t "STD_LOGIC_VECTOR" b "(63 DOWNTO 0)" o 1 suid 4,0 ) ) ) *57 (CptPort uid 157,0 ps "OnEdgeStrategy" shape (Triangle uid 158,0 ro 270 va (VaSet vasetType 1 fg "0,65535,0" ) xt "26000,7625,26750,8375" ) tg (CPTG uid 159,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 160,0 va (VaSet ) xt "22500,7500,25000,8500" st "ready" ju 2 blo "25000,8300" tm "CptPortNameMgr" ) ) dt (MLText uid 161,0 va (VaSet ) ) thePort (LogicalPort lang 10 decl (Decl n "ready" t "STD_LOGIC" o 2 suid 5,0 ) ) ) ] shape (Rectangle uid 9,0 va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "15000,6000,26000,9000" ) biTextGroup (BiTextGroup uid 10,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" first (Text uid 11,0 va (VaSet font "Comic Sans MS,8,1" ) xt "16300,6400,24700,7500" st "FACT_FAD_TB_lib" blo "16300,7300" ) second (Text uid 12,0 va (VaSet font "Comic Sans MS,8,1" ) xt "16300,7500,23200,8600" st "dna_gen_tester" blo "16300,8400" ) ) gi *58 (GenericInterface uid 13,0 ps "CenterOffsetStrategy" matrix (Matrix uid 14,0 text (MLText uid 15,0 va (VaSet ) xt "-4500,3500,4400,4500" st "Generic Declarations" ) header "Generic Declarations" showHdrWhenContentsEmpty 1 ) elements [ ] ) portInstanceVisAsIs 1 portInstanceVis (PortSigDisplay sTC 0 sF 0 ) portVis (PortSigDisplay sTC 0 sF 0 ) ) *59 (Grouping uid 16,0 optionalChildren [ *60 (CommentText uid 18,0 shape (Rectangle uid 19,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "31000,50000,48000,51000" ) oxt "18000,70000,35000,71000" text (MLText uid 20,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "31200,50000,41000,51000" st " by %user on %dd %month %year " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 17000 ) position 1 ignorePrefs 1 titleBlock 1 ) *61 (CommentText uid 21,0 shape (Rectangle uid 22,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "48000,46000,52000,47000" ) oxt "35000,66000,39000,67000" text (MLText uid 23,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "48200,46000,51200,47000" st " Project: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *62 (CommentText uid 24,0 shape (Rectangle uid 25,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "31000,48000,48000,49000" ) oxt "18000,68000,35000,69000" text (MLText uid 26,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "31200,48000,41200,49000" st " " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 17000 ) position 1 ignorePrefs 1 titleBlock 1 ) *63 (CommentText uid 27,0 shape (Rectangle uid 28,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "27000,48000,31000,49000" ) oxt "14000,68000,18000,69000" text (MLText uid 29,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "27200,48000,29300,49000" st " Title: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *64 (CommentText uid 30,0 shape (Rectangle uid 31,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "48000,47000,68000,51000" ) oxt "35000,67000,55000,71000" text (MLText uid 32,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "48200,47200,57400,48200" st " " tm "CommentText" wrapOption 3 visibleHeight 4000 visibleWidth 20000 ) ignorePrefs 1 titleBlock 1 ) *65 (CommentText uid 33,0 shape (Rectangle uid 34,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "52000,46000,68000,47000" ) oxt "39000,66000,55000,67000" text (MLText uid 35,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "52200,46000,56700,47000" st " %project_name " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 16000 ) position 1 ignorePrefs 1 titleBlock 1 ) *66 (CommentText uid 36,0 shape (Rectangle uid 37,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "27000,46000,48000,48000" ) oxt "14000,66000,35000,68000" text (MLText uid 38,0 va (VaSet fg "32768,0,0" ) xt "34200,46500,40800,47500" st " " ju 0 tm "CommentText" wrapOption 3 visibleHeight 2000 visibleWidth 21000 ) position 1 ignorePrefs 1 titleBlock 1 ) *67 (CommentText uid 39,0 shape (Rectangle uid 40,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "27000,49000,31000,50000" ) oxt "14000,69000,18000,70000" text (MLText uid 41,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "27200,49000,29300,50000" st " Path: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *68 (CommentText uid 42,0 shape (Rectangle uid 43,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "27000,50000,31000,51000" ) oxt "14000,70000,18000,71000" text (MLText uid 44,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "27200,50000,29900,51000" st " Edited: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *69 (CommentText uid 45,0 shape (Rectangle uid 46,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "31000,49000,48000,50000" ) oxt "18000,69000,35000,70000" text (MLText uid 47,0 va (VaSet fg "0,0,32768" bg "0,0,32768" font "Arial,8,0" ) xt "31200,49000,48000,50000" st " %library/%unit/%view " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 17000 ) position 1 ignorePrefs 1 titleBlock 1 ) ] shape (GroupingShape uid 17,0 va (VaSet vasetType 1 fg "65535,65535,65535" lineStyle 2 lineWidth 2 ) xt "27000,46000,68000,51000" ) oxt "14000,66000,55000,71000" ) ] bg "65535,65535,65535" grid (Grid origin "0,0" isVisible 1 isActive 1 xSpacing 1000 xySpacing 1000 xShown 1 yShown 1 color "26368,26368,26368" ) packageList *70 (PackageList uid 48,0 stg "VerticalLayoutStrategy" textVec [ *71 (Text uid 49,0 va (VaSet font "arial,8,1" ) xt "0,0,5400,1000" st "Package List" blo "0,800" ) *72 (MLText uid 50,0 va (VaSet ) xt "0,1000,16700,7000" st "LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; LIBRARY UNISIM; USE UNISIM.VComponents.ALL;" tm "PackageList" ) ] ) windowSize "0,0,1015,690" viewArea "0,0,0,0" cachedDiagramExtent "0,0,0,0" pageBreakOrigin "0,0" defaultCommentText (CommentText shape (Rectangle layer 0 va (VaSet vasetType 1 fg "65280,65280,46080" lineColor "0,0,32768" ) xt "0,0,15000,5000" ) text (MLText va (VaSet fg "0,0,32768" ) xt "200,200,2400,1200" st " Text " tm "CommentText" wrapOption 3 visibleHeight 4600 visibleWidth 14600 ) ) defaultPanel (Panel shape (RectFrame va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "32768,0,0" lineWidth 3 ) xt "0,0,20000,20000" ) title (TextAssociate ps "TopLeftStrategy" text (Text va (VaSet font "Comic Sans MS,8,1" ) xt "1000,1000,3800,2100" st "Panel0" blo "1000,1900" tm "PanelText" ) ) ) parentGraphicsRef (HdmGraphicsRef libraryName "FACT_FAD_TB_lib" entityName "dna_gen_tb" viewName "struct.bd" ) defaultSymbolBody (SymbolBody shape (Rectangle va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "15000,6000,35000,26000" ) biTextGroup (BiTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" first (Text va (VaSet font "Comic Sans MS,8,1" ) xt "23000,14900,27000,16000" st "" blo "23000,15800" ) second (Text va (VaSet font "Comic Sans MS,8,1" ) xt "23000,16000,25700,17100" st "" blo "23000,16900" ) ) gi *73 (GenericInterface ps "CenterOffsetStrategy" matrix (Matrix text (MLText va (VaSet ) xt "0,12000,8900,13000" st "Generic Declarations" ) header "Generic Declarations" showHdrWhenContentsEmpty 1 ) elements [ ] ) portInstanceVisAsIs 1 portInstanceVis (PortSigDisplay sIVOD 1 ) portVis (PortSigDisplay sIVOD 1 ) ) defaultCptPort (CptPort ps "OnEdgeStrategy" shape (Triangle ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "0,0,750,750" ) tg (CPTG ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text va (VaSet ) xt "0,750,1700,1750" st "In0" blo "0,1550" tm "CptPortNameMgr" ) ) dt (MLText va (VaSet ) ) thePort (LogicalPort decl (Decl n "In0" t "std_logic_vector" b "(15 DOWNTO 0)" o 0 ) ) ) defaultCptPortBuffer (CptPort ps "OnEdgeStrategy" shape (Diamond va (VaSet vasetType 1 fg "65535,65535,65535" bg "0,0,0" ) xt "0,0,750,750" ) tg (CPTG ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text va (VaSet ) xt "0,750,3400,1750" st "Buffer0" blo "0,1550" tm "CptPortNameMgr" ) ) dt (MLText va (VaSet ) ) thePort (LogicalPort m 3 decl (Decl n "Buffer0" t "std_logic_vector" b "(15 DOWNTO 0)" o 0 ) ) ) DeclarativeBlock *74 (SymDeclBlock uid 1,0 stg "SymDeclLayoutStrategy" declLabel (Text uid 2,0 va (VaSet font "Comic Sans MS,8,1" ) xt "42000,0,47600,1100" st "Declarations" blo "42000,900" ) portLabel (Text uid 3,0 va (VaSet font "Comic Sans MS,8,1" ) xt "42000,1100,44800,2200" st "Ports:" blo "42000,2000" ) externalLabel (Text uid 4,0 va (VaSet font "Comic Sans MS,8,1" ) xt "42000,5200,44600,6300" st "User:" blo "42000,6100" ) internalLabel (Text uid 6,0 va (VaSet isHidden 1 font "Comic Sans MS,8,1" ) xt "42000,0,48400,1100" st "Internal User:" blo "42000,900" ) externalText (MLText uid 5,0 va (VaSet ) xt "44000,6300,44000,6300" tm "SyDeclarativeTextMgr" ) internalText (MLText uid 7,0 va (VaSet isHidden 1 ) xt "42000,0,42000,0" tm "SyDeclarativeTextMgr" ) ) lastUid 165,0 activeModelName "Symbol:CDM" )