source: firmware/FAD/FACT_FAD_lib/hds/clock_generator_var_ps/struct.bd.bak

DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "FACT_FAD_lib"
unitName "fad_definitions"
)
]
instances [
(Instance
name "U_1"
duLibraryName "FACT_FAD_lib"
duName "dcm_ps_38ns"
elements [
]
mwi 0
uid 354,0
)
(Instance
name "U_0"
duLibraryName "FACT_FAD_lib"
duName "dcm_50_to_25"
elements [
]
mwi 0
uid 403,0
)
(Instance
name "U_2"
duLibraryName "FACT_FAD_lib"
duName "dcm_var_ps_38ns"
elements [
]
mwi 0
uid 514,0
)
(Instance
name "U_4"
duLibraryName "FACT_FAD_lib"
duName "phase_shifter"
elements [
]
mwi 0
uid 826,0
)
]
libraryRefs [
"ieee"
"UNISIM"
"FACT_FAD_lib"
]
)
version "29.1"
appVersion "2009.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_lib\\hds\\clock_generator_var_ps\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_lib\\hds\\clock_generator_var_ps\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_lib\\hds\\clock_generator_var_ps"
)
(vvPair
variable "d_logical"
value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_lib\\hds\\clock_generator_var_ps"
)
(vvPair
variable "date"
value "03.03.2011"
)
(vvPair
variable "day"
value "Do"
)
(vvPair
variable "day_long"
value "Donnerstag"
)
(vvPair
variable "dd"
value "03"
)
(vvPair
variable "entity_name"
value "clock_generator_var_ps"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "IHP110"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "FACT_FAD_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/designcheck"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/work"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/ise"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "clock_generator_var_ps"
)
(vvPair
variable "month"
value "Mrz"
)
(vvPair
variable "month_long"
value "März"
)
(vvPair
variable "p"
value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_lib\\hds\\clock_generator_var_ps\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\firmware\\FAD\\FACT_FAD_20MHz_VAR_PS\\FACT_FAD_lib\\hds\\clock_generator_var_ps\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "FACT_FAD"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "D:\\modeltech_6.5e\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:32:15"
)
(vvPair
variable "unit"
value "clock_generator_var_ps"
)
(vvPair
variable "user"
value "daqct3"
)
(vvPair
variable "version"
value "2009.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,4000,53000,5000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,4000,47300,5000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,0,57000,1000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,0,56500,1000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,2000,53000,3000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,2000,47100,3000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,2000,36000,3000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,2000,34500,3000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,1000,73000,5000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,1200,63000,2200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,0,73000,1000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,0,61900,1000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,0,53000,2000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "39200,500,45800,1500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,3000,36000,4000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,3000,34500,4000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,4000,36000,5000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,4000,35300,5000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,3000,53000,4000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,3000,53100,4000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,0,73000,5000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 169,0
shape (CompositeShape
uid 170,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 171,0
sl 0
ro 270
xt "8000,13625,9500,14375"
)
(Line
uid 172,0
sl 0
ro 270
xt "9500,14000,10000,14000"
pts [
"9500,14000"
"10000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 173,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
font "arial,8,0"
)
xt "5100,13500,7000,14500"
st "CLK"
ju 2
blo "7000,14300"
tm "WireNameMgr"
)
)
)
*13 (PortIoOut
uid 197,0
shape (CompositeShape
uid 198,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 199,0
sl 0
ro 270
xt "39500,15625,41000,16375"
)
(Line
uid 200,0
sl 0
ro 270
xt "39000,16000,39500,16000"
pts [
"39000,16000"
"39500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 201,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
font "arial,8,0"
)
xt "42000,15500,45100,16500"
st "CLK_50"
blo "42000,16300"
tm "WireNameMgr"
)
)
)
*14 (PortIoOut
uid 215,0
shape (CompositeShape
uid 216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 217,0
sl 0
ro 270
xt "39500,13625,41000,14375"
)
(Line
uid 218,0
sl 0
ro 270
xt "39000,14000,39500,14000"
pts [
"39000,14000"
"39500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
font "arial,8,0"
)
xt "42000,13500,45100,14500"
st "CLK_25"
blo "42000,14300"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 223,0
decl (Decl
n "CLK_50"
t "std_logic"
o 3
suid 9,0
)
declText (MLText
uid 224,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-9200,26000,-8400"
st "CLK_50          : std_logic"
)
)
*16 (Net
uid 225,0
decl (Decl
n "CLK_25"
t "std_logic"
o 2
suid 10,0
)
declText (MLText
uid 226,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-10800,26000,-10000"
st "CLK_25          : std_logic"
)
)
*17 (Net
uid 293,0
decl (Decl
n "CLK"
t "std_logic"
o 1
suid 13,0
)
declText (MLText
uid 294,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-14000,26000,-13200"
st "CLK             : std_logic"
)
)
*18 (SaComponent
uid 354,0
optionalChildren [
*19 (CptPort
uid 346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 347,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,10625,53000,11375"
)
tg (CPTG
uid 348,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349,0
va (VaSet
font "arial,8,0"
)
xt "54000,10500,57900,11500"
st "CLKIN_IN"
blo "54000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*20 (CptPort
uid 350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,12625,64750,13375"
)
tg (CPTG
uid 352,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 353,0
va (VaSet
font "arial,8,0"
)
xt "58600,12500,63000,13500"
st "CLK0_OUT"
ju 2
blo "63000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 355,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,10000,64000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 356,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 357,0
va (VaSet
font "arial,8,1"
)
xt "53400,15000,59600,16000"
st "FACT_FAD_lib"
blo "53400,15800"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 358,0
va (VaSet
font "arial,8,1"
)
xt "53400,16000,59200,17000"
st "dcm_ps_38ns"
blo "53400,16800"
tm "CptNameMgr"
)
*23 (Text
uid 359,0
va (VaSet
font "arial,8,1"
)
xt "53400,17000,55200,18000"
st "U_1"
blo "53400,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 360,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 361,0
text (MLText
uid 362,0
va (VaSet
font "Courier New,8,0"
)
xt "58500,12000,58500,12000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 363,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,13250,54750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*24 (SaComponent
uid 403,0
optionalChildren [
*25 (CptPort
uid 387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 388,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,13625,17000,14375"
)
tg (CPTG
uid 389,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 390,0
va (VaSet
font "arial,8,0"
)
xt "18000,13500,21900,14500"
st "CLKIN_IN"
blo "18000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*26 (CptPort
uid 391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,13625,32750,14375"
)
tg (CPTG
uid 393,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 394,0
va (VaSet
font "arial,8,0"
)
xt "26000,13500,31000,14500"
st "CLKFX_OUT"
ju 2
blo "31000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLKFX_OUT"
t "std_logic"
o 2
)
)
)
*27 (CptPort
uid 395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 396,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,14625,32750,15375"
)
tg (CPTG
uid 397,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 398,0
va (VaSet
font "arial,8,0"
)
xt "23000,14500,31000,15500"
st "CLKIN_IBUFG_OUT"
ju 2
blo "31000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLKIN_IBUFG_OUT"
t "std_logic"
o 3
)
)
)
*28 (CptPort
uid 399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,15625,32750,16375"
)
tg (CPTG
uid 401,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 402,0
va (VaSet
font "arial,8,0"
)
xt "26600,15500,31000,16500"
st "CLK0_OUT"
ju 2
blo "31000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 404,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,13000,32000,18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 405,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 406,0
va (VaSet
font "arial,8,1"
)
xt "17400,18000,23600,19000"
st "FACT_FAD_lib"
blo "17400,18800"
tm "BdLibraryNameMgr"
)
*30 (Text
uid 407,0
va (VaSet
font "arial,8,1"
)
xt "17400,19000,23400,20000"
st "dcm_50_to_25"
blo "17400,19800"
tm "CptNameMgr"
)
*31 (Text
uid 408,0
va (VaSet
font "arial,8,1"
)
xt "17400,20000,19200,21000"
st "U_0"
blo "17400,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 409,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 410,0
text (MLText
uid 411,0
va (VaSet
font "Courier New,8,0"
)
xt "24500,13000,24500,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 412,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,16250,18750,17750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*32 (SaComponent
uid 514,0
optionalChildren [
*33 (CptPort
uid 482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,31625,14000,32375"
)
tg (CPTG
uid 484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 485,0
va (VaSet
font "arial,8,0"
)
xt "15000,31500,18900,32500"
st "CLKIN_IN"
blo "15000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*34 (CptPort
uid 486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,32625,14000,33375"
)
tg (CPTG
uid 488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 489,0
va (VaSet
font "arial,8,0"
)
xt "15000,32500,19100,33500"
st "PSCLK_IN"
blo "15000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "PSCLK_IN"
t "std_logic"
o 2
)
)
)
*35 (CptPort
uid 490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,33625,14000,34375"
)
tg (CPTG
uid 492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 493,0
va (VaSet
font "arial,8,0"
)
xt "15000,33500,18700,34500"
st "PSEN_IN"
blo "15000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "PSEN_IN"
t "std_logic"
o 3
)
)
)
*36 (CptPort
uid 494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,34625,14000,35375"
)
tg (CPTG
uid 496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 497,0
va (VaSet
font "arial,8,0"
)
xt "15000,34500,21100,35500"
st "PSINCDEC_IN"
blo "15000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "PSINCDEC_IN"
t "std_logic"
o 4
)
)
)
*37 (CptPort
uid 502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,31625,29750,32375"
)
tg (CPTG
uid 504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 505,0
va (VaSet
font "arial,8,0"
)
xt "23600,31500,28000,32500"
st "CLK0_OUT"
ju 2
blo "28000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 6
)
)
)
*38 (CptPort
uid 506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,32625,29750,33375"
)
tg (CPTG
uid 508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 509,0
va (VaSet
font "arial,8,0"
)
xt "21900,32500,28000,33500"
st "LOCKED_OUT"
ju 2
blo "28000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 7
)
)
)
*39 (CptPort
uid 510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,33625,29750,34375"
)
tg (CPTG
uid 512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 513,0
va (VaSet
font "arial,8,0"
)
xt "21800,33500,28000,34500"
st "PSDONE_OUT"
ju 2
blo "28000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSDONE_OUT"
t "std_logic"
o 8
)
)
)
*40 (CptPort
uid 1487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,35625,14000,36375"
)
tg (CPTG
uid 1489,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1490,0
va (VaSet
font "arial,8,0"
)
xt "15000,35500,18200,36500"
st "RST_IN"
blo "15000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_IN"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 515,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,31000,29000,38000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 516,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*41 (Text
uid 517,0
va (VaSet
font "arial,8,1"
)
xt "14800,38000,21000,39000"
st "FACT_FAD_lib"
blo "14800,38800"
tm "BdLibraryNameMgr"
)
*42 (Text
uid 518,0
va (VaSet
font "arial,8,1"
)
xt "14800,39000,22200,40000"
st "dcm_var_ps_38ns"
blo "14800,39800"
tm "CptNameMgr"
)
*43 (Text
uid 519,0
va (VaSet
font "arial,8,1"
)
xt "14800,40000,16600,41000"
st "U_2"
blo "14800,40800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 520,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 521,0
text (MLText
uid 522,0
va (VaSet
font "Courier New,8,0"
)
xt "21500,31000,21500,31000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 523,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,36250,15750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*44 (Net
uid 524,0
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 14
suid 14,0
)
declText (MLText
uid 525,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-5000,29500,-4200"
st "SIGNAL CLK0_OUT        : std_logic"
)
)
*45 (Net
uid 530,0
decl (Decl
n "PSCLK_IN"
t "std_logic"
o 16
suid 15,0
)
declText (MLText
uid 531,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-3400,29500,-2600"
st "SIGNAL PSCLK_IN        : std_logic"
)
)
*46 (Net
uid 544,0
decl (Decl
n "PSEN_IN"
t "std_logic"
o 18
suid 16,0
)
declText (MLText
uid 545,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-1800,29500,-1000"
st "SIGNAL PSEN_IN         : std_logic"
)
)
*47 (Net
uid 558,0
decl (Decl
n "PSINCDEC_IN"
t "std_logic"
o 19
suid 17,0
)
declText (MLText
uid 559,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-1000,29500,-200"
st "SIGNAL PSINCDEC_IN     : std_logic"
)
)
*48 (Net
uid 586,0
decl (Decl
n "PSDONE_OUT"
t "std_logic"
o 17
suid 19,0
)
declText (MLText
uid 587,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-2600,29500,-1800"
st "SIGNAL PSDONE_OUT      : std_logic"
)
)
*49 (Net
uid 600,0
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 15
suid 20,0
)
declText (MLText
uid 601,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-4200,29500,-3400"
st "SIGNAL LOCKED_OUT      : std_logic"
)
)
*50 (SaComponent
uid 826,0
optionalChildren [
*51 (CptPort
uid 767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,28625,38000,29375"
)
tg (CPTG
uid 769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 770,0
va (VaSet
)
xt "39000,28500,40900,29500"
st "CLK"
blo "39000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*52 (CptPort
uid 771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,37625,64750,38375"
)
tg (CPTG
uid 773,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 774,0
va (VaSet
)
xt "60100,37500,63000,38500"
st "PSCLK"
ju 2
blo "63000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSCLK"
t "std_logic"
prec "-- interface to: clock_generator_variable_PS_struct.vhd"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*53 (CptPort
uid 775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,38625,64750,39375"
)
tg (CPTG
uid 777,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 778,0
va (VaSet
)
xt "60500,38500,63000,39500"
st "PSEN"
ju 2
blo "63000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSEN"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 3,0
i "'0'"
)
)
)
*54 (CptPort
uid 779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,39625,64750,40375"
)
tg (CPTG
uid 781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 782,0
va (VaSet
)
xt "58500,39500,63000,40500"
st "PSINCDEC"
ju 2
blo "63000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSINCDEC"
t "std_logic"
eolc "-- default is 'incrementing'"
preAdd 0
posAdd 0
o 5
suid 4,0
i "'1'"
)
)
)
*55 (CptPort
uid 783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,33625,38000,34375"
)
tg (CPTG
uid 785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 786,0
va (VaSet
)
xt "39000,33500,42700,34500"
st "PSDONE"
blo "39000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "PSDONE"
t "std_logic"
eolc "-- will pulse once, if phase shifting was done."
preAdd 0
posAdd 0
o 6
suid 5,0
)
)
)
*56 (CptPort
uid 787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,32625,38000,33375"
)
tg (CPTG
uid 789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 790,0
va (VaSet
)
xt "39000,32500,42600,33500"
st "LOCKED"
blo "39000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "LOCKED"
t "std_logic"
eolc "-- when is this going high?"
preAdd 0
posAdd 0
o 7
suid 6,0
)
)
)
*57 (CptPort
uid 795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,38625,38000,39375"
)
tg (CPTG
uid 797,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 798,0
va (VaSet
)
xt "39000,38500,43600,39500"
st "shift_phase"
blo "39000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "shift_phase"
t "std_logic"
prec "-- interface to: w5300_modul.vhd"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*58 (CptPort
uid 799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,39625,38000,40375"
)
tg (CPTG
uid 801,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 802,0
va (VaSet
)
xt "39000,39500,42300,40500"
st "direction"
blo "39000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "direction"
t "std_logic"
eolc "-- corresponds to 'PSINCDEC'"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*59 (CptPort
uid 803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,29625,64750,30375"
)
tg (CPTG
uid 805,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 806,0
va (VaSet
)
xt "60100,29500,63000,30500"
st "shifting"
ju 2
blo "63000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "shifting"
t "std_logic"
prec "-- status:"
preAdd 0
posAdd 0
o 11
suid 10,0
i "'0'"
)
)
)
*60 (CptPort
uid 807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,28625,64750,29375"
)
tg (CPTG
uid 809,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 810,0
va (VaSet
)
xt "60800,28500,63000,29500"
st "ready"
ju 2
blo "63000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ready"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 11,0
i "'0'"
)
)
)
*61 (CptPort
uid 811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 812,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,31625,64750,32375"
)
tg (CPTG
uid 813,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 814,0
va (VaSet
)
xt "57300,31500,63000,32500"
st "offset : (7:0)"
ju 2
blo "63000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "offset"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
posAdd 0
o 15
suid 12,0
i "(OTHERS => '0')"
)
)
)
*62 (CptPort
uid 1621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2010,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,40625,38000,41375"
)
tg (CPTG
uid 1623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1624,0
va (VaSet
)
xt "39000,40500,40300,41500"
st "rst"
blo "39000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst"
t "std_logic"
eolc "--asynch in of DCM"
posAdd 0
o 2
suid 15,0
i "'0'"
)
)
)
*63 (CptPort
uid 1975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,41625,38000,42375"
)
tg (CPTG
uid 1977,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1978,0
va (VaSet
)
xt "39000,41500,43400,42500"
st "reset_DCM"
blo "39000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_DCM"
t "std_logic"
eolc "-- asynch in: orders us, to reset the DCM"
posAdd 0
o 10
suid 17,0
)
)
)
*64 (CptPort
uid 2013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,32625,64750,33375"
)
tg (CPTG
uid 2015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2016,0
va (VaSet
)
xt "55900,32500,63000,33500"
st "locked_status_o"
ju 2
blo "63000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "locked_status_o"
t "std_logic"
o 13
suid 18,0
)
)
)
*65 (CptPort
uid 2017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,33625,64750,34375"
)
tg (CPTG
uid 2019,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2020,0
va (VaSet
)
xt "56200,33500,63000,34500"
st "ready_status_o"
ju 2
blo "63000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ready_status_o"
t "std_logic"
o 14
suid 19,0
)
)
)
]
shape (Rectangle
uid 827,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,28000,64000,44000"
)
oxt "50000,7000,63000,25000"
ttg (MlTextGroup
uid 828,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 829,0
va (VaSet
font "Arial,8,1"
)
xt "47700,34000,53900,35000"
st "FACT_FAD_lib"
blo "47700,34800"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 830,0
va (VaSet
font "Arial,8,1"
)
xt "47700,35000,53500,36000"
st "phase_shifter"
blo "47700,35800"
tm "CptNameMgr"
)
*68 (Text
uid 831,0
va (VaSet
font "Arial,8,1"
)
xt "47700,36000,49500,37000"
st "U_4"
blo "47700,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 832,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 833,0
text (MLText
uid 834,0
va (VaSet
font "Courier New,8,0"
)
xt "38000,27000,38000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 835,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,42250,39750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*69 (PortIoOut
uid 1248,0
shape (CompositeShape
uid 1249,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1250,0
sl 0
ro 270
xt "30500,31625,32000,32375"
)
(Line
uid 1251,0
sl 0
ro 270
xt "30000,32000,30500,32000"
pts [
"30000,32000"
"30500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1252,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1253,0
va (VaSet
font "arial,8,0"
)
xt "33000,31500,37500,32500"
st "CLK_25_PS"
blo "33000,32300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 1260,0
decl (Decl
n "CLK_25_PS"
t "std_logic"
o 22
suid 34,0
)
declText (MLText
uid 1261,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-10000,26000,-9200"
st "CLK_25_PS       : std_logic"
)
)
*71 (PortIoIn
uid 1266,0
shape (CompositeShape
uid 1267,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1268,0
sl 0
ro 270
xt "33000,38625,34500,39375"
)
(Line
uid 1269,0
sl 0
ro 270
xt "34500,39000,35000,39000"
pts [
"34500,39000"
"35000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1270,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1271,0
va (VaSet
font "arial,8,0"
)
xt "29000,38500,32000,39500"
st "do_shift"
ju 2
blo "32000,39300"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 1278,0
decl (Decl
n "do_shift"
t "std_logic"
o 23
suid 35,0
)
declText (MLText
uid 1279,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-11600,26000,-10800"
st "do_shift        : std_logic"
)
)
*73 (PortIoIn
uid 1280,0
shape (CompositeShape
uid 1281,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1282,0
sl 0
ro 270
xt "33000,39625,34500,40375"
)
(Line
uid 1283,0
sl 0
ro 270
xt "34500,40000,35000,40000"
pts [
"34500,40000"
"35000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1284,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1285,0
va (VaSet
font "arial,8,0"
)
xt "28700,39500,32000,40500"
st "direction"
ju 2
blo "32000,40300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 1292,0
decl (Decl
n "direction"
t "std_logic"
o 24
suid 36,0
)
declText (MLText
uid 1293,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-12400,26000,-11600"
st "direction       : std_logic"
)
)
*75 (Net
uid 1491,0
decl (Decl
n "RST_IN"
t "std_logic"
o 22
suid 37,0
)
declText (MLText
uid 1492,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-13200,26000,-12400"
st "RST_IN          : std_logic"
)
)
*76 (PortIoIn
uid 1499,0
shape (CompositeShape
uid 1500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1501,0
sl 0
ro 270
xt "33000,41625,34500,42375"
)
(Line
uid 1502,0
sl 0
ro 270
xt "34500,42000,35000,42000"
pts [
"34500,42000"
"35000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1503,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1504,0
va (VaSet
font "arial,8,0"
)
xt "28800,41500,32000,42500"
st "RST_IN"
ju 2
blo "32000,42300"
tm "WireNameMgr"
)
)
)
*77 (Net
uid 1607,0
decl (Decl
n "offset"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
posAdd 0
o 14
suid 39,0
i "(OTHERS => '0')"
)
declText (MLText
uid 1608,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-7600,45500,-6800"
st "offset          : std_logic_vector(7 DOWNTO 0) := (OTHERS => '0')"
)
)
*78 (PortIoOut
uid 1615,0
shape (CompositeShape
uid 1616,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1617,0
sl 0
ro 270
xt "73500,31625,75000,32375"
)
(Line
uid 1618,0
sl 0
ro 270
xt "73000,32000,73500,32000"
pts [
"73000,32000"
"73500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1619,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1620,0
va (VaSet
font "arial,8,0"
)
xt "76000,31500,78200,32500"
st "offset"
blo "76000,32300"
tm "WireNameMgr"
)
)
)
*79 (Net
uid 1979,0
decl (Decl
n "rst"
t "std_logic"
eolc "--asynch in of DCM"
posAdd 0
o 15
suid 40,0
i "'0'"
)
declText (MLText
uid 1980,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-200,52500,600"
st "SIGNAL rst             : std_logic                    := '0' --asynch in of DCM"
)
)
*80 (Net
uid 2029,0
decl (Decl
n "locked_status_o"
t "std_logic"
o 16
suid 42,0
)
declText (MLText
uid 2030,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-8400,26000,-7600"
st "locked_status_o : std_logic"
)
)
*81 (PortIoOut
uid 2037,0
shape (CompositeShape
uid 2038,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2039,0
sl 0
ro 270
xt "73500,32625,75000,33375"
)
(Line
uid 2040,0
sl 0
ro 270
xt "73000,33000,73500,33000"
pts [
"73000,33000"
"73500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2041,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2042,0
va (VaSet
font "arial,8,0"
)
xt "76000,32500,82100,33500"
st "locked_status_o"
blo "76000,33300"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 2043,0
decl (Decl
n "ready_status_o"
t "std_logic"
o 17
suid 43,0
)
declText (MLText
uid 2044,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-6800,26000,-6000"
st "ready_status_o  : std_logic"
)
)
*83 (PortIoOut
uid 2051,0
shape (CompositeShape
uid 2052,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2053,0
sl 0
ro 270
xt "73500,33625,75000,34375"
)
(Line
uid 2054,0
sl 0
ro 270
xt "73000,34000,73500,34000"
pts [
"73000,34000"
"73500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2055,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2056,0
va (VaSet
font "arial,8,0"
)
xt "76000,33500,81800,34500"
st "ready_status_o"
blo "76000,34300"
tm "WireNameMgr"
)
)
)
*84 (Wire
uid 163,0
shape (OrthoPolyLine
uid 164,0
va (VaSet
vasetType 3
)
xt "10000,14000,16250,14000"
pts [
"10000,14000"
"16250,14000"
]
)
start &12
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "11000,13000,12900,14000"
st "CLK"
blo "11000,13800"
tm "WireNameMgr"
)
)
on &17
)
*85 (Wire
uid 191,0
shape (OrthoPolyLine
uid 192,0
va (VaSet
vasetType 3
)
xt "32750,16000,39000,16000"
pts [
"32750,16000"
"39000,16000"
]
)
start &28
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34000,15000,37100,16000"
st "CLK_50"
blo "34000,15800"
tm "WireNameMgr"
)
)
on &15
)
*86 (Wire
uid 209,0
optionalChildren [
*87 (BdJunction
uid 233,0
ps "OnConnectorStrategy"
shape (Circle
uid 234,0
va (VaSet
vasetType 1
)
xt "35600,13600,36400,14400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
)
xt "32750,14000,39000,14000"
pts [
"32750,14000"
"39000,14000"
]
)
start &26
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 214,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34000,13000,37100,14000"
st "CLK_25"
blo "34000,13800"
tm "WireNameMgr"
)
)
on &16
)
*88 (Wire
uid 229,0
shape (OrthoPolyLine
uid 230,0
va (VaSet
vasetType 3
)
xt "36000,11000,52250,14000"
pts [
"36000,14000"
"36000,11000"
"52250,11000"
]
)
start &87
end &19
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
font "arial,8,0"
)
xt "49000,10000,52100,11000"
st "CLK_25"
blo "49000,10800"
tm "WireNameMgr"
)
)
on &16
)
*89 (Wire
uid 526,0
shape (OrthoPolyLine
uid 527,0
va (VaSet
vasetType 3
)
xt "10000,13000,68000,32000"
pts [
"64750,13000"
"68000,13000"
"68000,22000"
"10000,22000"
"10000,32000"
"13250,32000"
]
)
start &20
end &33
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 529,0
va (VaSet
font "arial,8,0"
)
xt "8750,31000,13150,32000"
st "CLK0_OUT"
blo "8750,31800"
tm "WireNameMgr"
)
)
on &44
)
*90 (Wire
uid 532,0
shape (OrthoPolyLine
uid 533,0
va (VaSet
vasetType 3
)
xt "3000,33000,67000,46000"
pts [
"64750,38000"
"67000,38000"
"67000,46000"
"3000,46000"
"3000,33000"
"13250,33000"
]
)
start &52
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 537,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "66750,37000,70850,38000"
st "PSCLK_IN"
blo "66750,37800"
tm "WireNameMgr"
)
)
on &45
)
*91 (Wire
uid 546,0
shape (OrthoPolyLine
uid 547,0
va (VaSet
vasetType 3
)
xt "4000,34000,66000,45000"
pts [
"64750,39000"
"66000,39000"
"66000,45000"
"4000,45000"
"4000,34000"
"13250,34000"
]
)
start &53
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 551,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "66750,38000,70450,39000"
st "PSEN_IN"
blo "66750,38800"
tm "WireNameMgr"
)
)
on &46
)
*92 (Wire
uid 588,0
shape (OrthoPolyLine
uid 589,0
va (VaSet
vasetType 3
)
xt "29750,34000,37250,34000"
pts [
"29750,34000"
"37250,34000"
]
)
start &39
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 593,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31750,33000,37950,34000"
st "PSDONE_OUT"
blo "31750,33800"
tm "WireNameMgr"
)
)
on &48
)
*93 (Wire
uid 602,0
shape (OrthoPolyLine
uid 603,0
va (VaSet
vasetType 3
)
xt "29750,33000,37250,33000"
pts [
"29750,33000"
"37250,33000"
]
)
start &38
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 607,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31750,32000,37850,33000"
st "LOCKED_OUT"
blo "31750,32800"
tm "WireNameMgr"
)
)
on &49
)
*94 (Wire
uid 841,0
shape (OrthoPolyLine
uid 842,0
va (VaSet
vasetType 3
)
xt "5000,35000,64750,44000"
pts [
"64750,40000"
"64750,44000"
"5000,44000"
"5000,35000"
"13250,35000"
]
)
start &54
end &36
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 844,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,39900,28000,46000"
st "PSINCDEC_IN"
blo "27800,46000"
tm "WireNameMgr"
)
)
on &47
)
*95 (Wire
uid 1254,0
shape (OrthoPolyLine
uid 1255,0
va (VaSet
vasetType 3
)
xt "29750,32000,30000,32000"
pts [
"29750,32000"
"30000,32000"
]
)
start &37
end &69
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1259,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31750,31000,36250,32000"
st "CLK_25_PS"
blo "31750,31800"
tm "WireNameMgr"
)
)
on &70
)
*96 (Wire
uid 1272,0
shape (OrthoPolyLine
uid 1273,0
va (VaSet
vasetType 3
)
xt "35000,39000,37250,39000"
pts [
"35000,39000"
"37250,39000"
]
)
start &71
end &57
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1277,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,38000,40000,39000"
st "do_shift"
blo "37000,38800"
tm "WireNameMgr"
)
)
on &72
)
*97 (Wire
uid 1286,0
shape (OrthoPolyLine
uid 1287,0
va (VaSet
vasetType 3
)
xt "35000,40000,37250,40000"
pts [
"35000,40000"
"37250,40000"
]
)
start &73
end &58
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1291,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,40000,40300,41000"
st "direction"
blo "37000,40800"
tm "WireNameMgr"
)
)
on &74
)
*98 (Wire
uid 1458,0
shape (OrthoPolyLine
uid 1459,0
va (VaSet
vasetType 3
)
xt "31000,29000,37250,29000"
pts [
"31000,29000"
"37250,29000"
]
)
end &51
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1461,0
va (VaSet
font "arial,8,0"
)
xt "32250,28000,36650,29000"
st "CLK0_OUT"
blo "32250,28800"
tm "WireNameMgr"
)
)
on &44
)
*99 (Wire
uid 1493,0
shape (OrthoPolyLine
uid 1494,0
va (VaSet
vasetType 3
)
xt "35000,42000,37250,42000"
pts [
"35000,42000"
"37250,42000"
]
)
start &76
end &63
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1498,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "36000,41000,39200,42000"
st "RST_IN"
blo "36000,41800"
tm "WireNameMgr"
)
)
on &75
)
*100 (Wire
uid 1609,0
shape (OrthoPolyLine
uid 1610,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,32000,73000,32000"
pts [
"64750,32000"
"73000,32000"
]
)
start &61
end &78
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1614,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "66000,31000,68200,32000"
st "offset"
blo "66000,31800"
tm "WireNameMgr"
)
)
on &77
)
*101 (Wire
uid 1981,0
shape (OrthoPolyLine
uid 1982,0
va (VaSet
vasetType 3
)
xt "8000,36000,37250,41000"
pts [
"37250,41000"
"8000,41000"
"8000,36000"
"13250,36000"
]
)
start &62
end &40
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1984,0
va (VaSet
font "arial,8,0"
)
xt "35250,40000,36550,41000"
st "rst"
blo "35250,40800"
tm "WireNameMgr"
)
)
on &79
)
*102 (Wire
uid 2031,0
shape (OrthoPolyLine
uid 2032,0
va (VaSet
vasetType 3
)
xt "64750,33000,73000,33000"
pts [
"64750,33000"
"73000,33000"
]
)
start &64
end &81
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2036,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "66000,32000,72100,33000"
st "locked_status_o"
blo "66000,32800"
tm "WireNameMgr"
)
)
on &80
)
*103 (Wire
uid 2045,0
shape (OrthoPolyLine
uid 2046,0
va (VaSet
vasetType 3
)
xt "64750,34000,73000,34000"
pts [
"64750,34000"
"73000,34000"
]
)
start &65
end &83
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2050,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "66000,33000,71800,34000"
st "ready_status_o"
blo "66000,33800"
tm "WireNameMgr"
)
)
on &82
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *104 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*106 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,14500,9000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
LIBRARY UNISIM;
--USE UNISIM.Vcomponents.all;
LIBRARY FACT_FAD_lib;
USE FACT_FAD_lib.fad_definitions.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*108 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*109 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*110 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*111 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*112 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*113 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "84,26,1367,1050"
viewArea "2644,-10500,83508,56684"
cachedDiagramExtent "0,-16000,82100,46000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-49000"
lastUid 2085,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*115 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*116 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*118 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*119 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*121 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*122 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*124 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*125 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*127 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*128 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*130 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*132 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*134 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "9000,-16000,14400,-15000"
st "Declarations"
blo "9000,-15200"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "9000,-15000,11700,-14000"
st "Ports:"
blo "9000,-14200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "9000,-16000,12800,-15000"
st "Pre User:"
blo "9000,-15200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "9000,-16000,9000,-16000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "9000,-6000,16100,-5000"
st "Diagram Signals:"
blo "9000,-5200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "9000,-16000,13700,-15000"
st "Post User:"
blo "9000,-15200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "9000,-16000,9000,-16000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 43,0
usingSuid 1
emptyRow *135 (LEmptyRow
)
uid 54,0
optionalChildren [
*136 (RefLabelRowHdr
)
*137 (TitleRowHdr
)
*138 (FilterRowHdr
)
*139 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*140 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*141 (GroupColHdr
tm "GroupColHdrMgr"
)
*142 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*143 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*144 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*145 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*146 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*147 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*148 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CLK_50"
t "std_logic"
o 3
suid 9,0
)
)
uid 237,0
)
*149 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CLK_25"
t "std_logic"
o 2
suid 10,0
)
)
uid 239,0
)
*150 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
suid 13,0
)
)
uid 295,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 14
suid 14,0
)
)
uid 614,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSCLK_IN"
t "std_logic"
o 16
suid 15,0
)
)
uid 616,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSEN_IN"
t "std_logic"
o 18
suid 16,0
)
)
uid 618,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSINCDEC_IN"
t "std_logic"
o 19
suid 17,0
)
)
uid 620,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSDONE_OUT"
t "std_logic"
o 17
suid 19,0
)
)
uid 624,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 15
suid 20,0
)
)
uid 626,0
)
*157 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CLK_25_PS"
t "std_logic"
o 22
suid 34,0
)
)
uid 1246,0
scheme 0
)
*158 (LeafLogPort
port (LogicalPort
decl (Decl
n "do_shift"
t "std_logic"
o 23
suid 35,0
)
)
uid 1262,0
scheme 0
)
*159 (LeafLogPort
port (LogicalPort
decl (Decl
n "direction"
t "std_logic"
o 24
suid 36,0
)
)
uid 1264,0
scheme 0
)
*160 (LeafLogPort
port (LogicalPort
decl (Decl
n "RST_IN"
t "std_logic"
o 22
suid 37,0
)
)
uid 1505,0
)
*161 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "offset"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
posAdd 0
o 14
suid 39,0
i "(OTHERS => '0')"
)
)
uid 1631,0
)
*162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
eolc "--asynch in of DCM"
posAdd 0
o 15
suid 40,0
i "'0'"
)
)
uid 1985,0
)
*163 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "locked_status_o"
t "std_logic"
o 16
suid 42,0
)
)
uid 2057,0
)
*164 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ready_status_o"
t "std_logic"
o 17
suid 43,0
)
)
uid 2059,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*165 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *166 (MRCItem
litem &135
pos 17
dimension 20
)
uid 69,0
optionalChildren [
*167 (MRCItem
litem &136
pos 0
dimension 20
uid 70,0
)
*168 (MRCItem
litem &137
pos 1
dimension 23
uid 71,0
)
*169 (MRCItem
litem &138
pos 2
hidden 1
dimension 20
uid 72,0
)
*170 (MRCItem
litem &148
pos 0
dimension 20
uid 238,0
)
*171 (MRCItem
litem &149
pos 1
dimension 20
uid 240,0
)
*172 (MRCItem
litem &150
pos 2
dimension 20
uid 296,0
)
*173 (MRCItem
litem &151
pos 8
dimension 20
uid 615,0
)
*174 (MRCItem
litem &152
pos 3
dimension 20
uid 617,0
)
*175 (MRCItem
litem &153
pos 4
dimension 20
uid 619,0
)
*176 (MRCItem
litem &154
pos 5
dimension 20
uid 621,0
)
*177 (MRCItem
litem &155
pos 6
dimension 20
uid 625,0
)
*178 (MRCItem
litem &156
pos 7
dimension 20
uid 627,0
)
*179 (MRCItem
litem &157
pos 9
dimension 20
uid 1247,0
)
*180 (MRCItem
litem &158
pos 10
dimension 20
uid 1263,0
)
*181 (MRCItem
litem &159
pos 11
dimension 20
uid 1265,0
)
*182 (MRCItem
litem &160
pos 12
dimension 20
uid 1506,0
)
*183 (MRCItem
litem &161
pos 13
dimension 20
uid 1632,0
)
*184 (MRCItem
litem &162
pos 14
dimension 20
uid 1986,0
)
*185 (MRCItem
litem &163
pos 15
dimension 20
uid 2058,0
)
*186 (MRCItem
litem &164
pos 16
dimension 20
uid 2060,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*187 (MRCItem
litem &139
pos 0
dimension 20
uid 74,0
)
*188 (MRCItem
litem &141
pos 1
dimension 50
uid 75,0
)
*189 (MRCItem
litem &142
pos 2
dimension 100
uid 76,0
)
*190 (MRCItem
litem &143
pos 3
dimension 50
uid 77,0
)
*191 (MRCItem
litem &144
pos 4
dimension 100
uid 78,0
)
*192 (MRCItem
litem &145
pos 5
dimension 100
uid 79,0
)
*193 (MRCItem
litem &146
pos 6
dimension 50
uid 80,0
)
*194 (MRCItem
litem &147
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *195 (LEmptyRow
)
uid 83,0
optionalChildren [
*196 (RefLabelRowHdr
)
*197 (TitleRowHdr
)
*198 (FilterRowHdr
)
*199 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*200 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*201 (GroupColHdr
tm "GroupColHdrMgr"
)
*202 (NameColHdr
tm "GenericNameColHdrMgr"
)
*203 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*204 (InitColHdr
tm "GenericValueColHdrMgr"
)
*205 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*206 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*207 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *208 (MRCItem
litem &195
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*209 (MRCItem
litem &196
pos 0
dimension 20
uid 98,0
)
*210 (MRCItem
litem &197
pos 1
dimension 23
uid 99,0
)
*211 (MRCItem
litem &198
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*212 (MRCItem
litem &199
pos 0
dimension 20
uid 102,0
)
*213 (MRCItem
litem &201
pos 1
dimension 50
uid 103,0
)
*214 (MRCItem
litem &202
pos 2
dimension 100
uid 104,0
)
*215 (MRCItem
litem &203
pos 3
dimension 100
uid 105,0
)
*216 (MRCItem
litem &204
pos 4
dimension 50
uid 106,0
)
*217 (MRCItem
litem &205
pos 5
dimension 50
uid 107,0
)
*218 (MRCItem
litem &206
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)