Changeset 11513 for firmware/FTM/Clock_cond_interface
- Timestamp:
- 07/21/11 12:14:08 (13 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
firmware/FTM/Clock_cond_interface/Clock_cond_interface_tb.vhd
r10231 r11513 76 76 77 77 78 signal cc_R0 : std_logic_vector(31 downto 0) := x"000 10100";78 signal cc_R0 : std_logic_vector(31 downto 0) := x"00038000"; 79 79 signal cc_R1 : std_logic_vector(31 downto 0) := x"00010101"; 80 80 signal cc_R8 : std_logic_vector(31 downto 0) := x"10000908"; … … 83 83 signal cc_R13 : std_logic_vector(31 downto 0) := x"020A000D"; 84 84 signal cc_R14 : std_logic_vector(31 downto 0) := x"0830280E"; 85 signal cc_R15 : std_logic_vector(31 downto 0) := x"2000960F";85 signal cc_R15 : std_logic_vector(31 downto 0) := x"1400FA0F"; 86 86 87 87 88 88 signal start_config : std_logic := '0'; 89 89 signal timemarker_select : std_logic := '0';
Note:
See TracChangeset
for help on using the changeset viewer.