Ignore:
Timestamp:
08/24/10 13:39:00 (15 years ago)
Author:
weitzel
Message:
overflow register implemented for FTU rate counter
File:
1 edited

Legend:

Unmodified
Added
Removed
  • firmware/FTU/ftu_definitions.vhd

    r9880 r9890  
    5757  --internal FPGA clock frequency and rate counter frequency
    5858  constant INT_CLK_FREQUENCY : integer := 50000000;  -- 50MHz
    59   constant COUNTER_FREQUENCY : integer :=  1000000;  --  1MHZ, has to be smaller than INT_CLK_FREQUENCY
     59  constant COUNTER_FREQUENCY : integer :=  1000000;  -- has to be smaller than INT_CLK_FREQUENCY
     60  constant CNTR_FREQ_DIVIDER : integer :=   500000;
    6061   
    6162  --32byte dual-port RAM, port A: 8byte, port B: 16byte
Note: See TracChangeset for help on using the changeset viewer.