DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "UNISIM"
unitName "Vcomponents"
)
]
instances [
(Instance
name "U_1"
duLibraryName "FACT_FAD_lib"
duName "dcm_ps_38ns"
elements [
]
mwi 0
uid 354,0
)
(Instance
name "U_0"
duLibraryName "FACT_FAD_lib"
duName "dcm_50_to_25"
elements [
]
mwi 0
uid 403,0
)
(Instance
name "U_2"
duLibraryName "FACT_FAD_lib"
duName "dcm_var_ps_38ns"
elements [
]
mwi 0
uid 514,0
)
(Instance
name "U_4"
duLibraryName "FACT_FAD_lib"
duName "phase_shifter"
elements [
]
mwi 0
uid 826,0
)
(Instance
name "U_5"
duLibraryName "moduleware"
duName "assignment"
elements [
]
mwi 1
uid 1058,0
)
(Instance
name "U_6"
duLibraryName "moduleware"
duName "assignment"
elements [
]
mwi 1
uid 1075,0
)
(Instance
name "U_7"
duLibraryName "moduleware"
duName "assignment"
elements [
]
mwi 1
uid 1112,0
)
(Instance
name "U_8"
duLibraryName "moduleware"
duName "assignment"
elements [
]
mwi 1
uid 1149,0
)
(Instance
name "U_9"
duLibraryName "moduleware"
duName "assignment"
elements [
]
mwi 1
uid 1186,0
)
]
libraryRefs [
"ieee"
"UNISIM"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\clock_generator_var_ps\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\clock_generator_var_ps\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\clock_generator_var_ps"
)
(vvPair
variable "d_logical"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\clock_generator_var_ps"
)
(vvPair
variable "date"
value "27.08.2010"
)
(vvPair
variable "day"
value "Fr"
)
(vvPair
variable "day_long"
value "Freitag"
)
(vvPair
variable "dd"
value "27"
)
(vvPair
variable "entity_name"
value "clock_generator_var_ps"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "E5B-LABOR6"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "FACT_FAD_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/designcheck"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/work"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/ise"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "clock_generator_var_ps"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\clock_generator_var_ps\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\clock_generator_var_ps\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "FACT_FAD"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "18:00:11"
)
(vvPair
variable "unit"
value "clock_generator_var_ps"
)
(vvPair
variable "user"
value "dneise"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,7000,81000,8000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,7000,73900,8000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,3000,85000,4000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,3000,84200,4000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,5000,81000,6000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,5000,74200,6000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,5000,64000,6000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,5000,62300,6000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,4000,101000,8000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,4200,90400,5200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,3000,101000,4000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,3000,89700,4000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,3000,81000,5000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "67150,3500,73850,4500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,6000,64000,7000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,6000,62300,7000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,7000,64000,8000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,7000,62900,8000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,6000,81000,7000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,6000,79100,7000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "60000,3000,101000,8000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 169,0
shape (CompositeShape
uid 170,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 171,0
sl 0
ro 270
xt "8000,13625,9500,14375"
)
(Line
uid 172,0
sl 0
ro 270
xt "9500,14000,10000,14000"
pts [
"9500,14000"
"10000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 173,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
font "arial,8,0"
)
xt "5100,13500,7000,14500"
st "CLK"
ju 2
blo "7000,14300"
tm "WireNameMgr"
)
)
)
*13 (PortIoOut
uid 197,0
shape (CompositeShape
uid 198,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 199,0
sl 0
ro 270
xt "39500,15625,41000,16375"
)
(Line
uid 200,0
sl 0
ro 270
xt "39000,16000,39500,16000"
pts [
"39000,16000"
"39500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 201,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
font "arial,8,0"
)
xt "42000,15500,45100,16500"
st "CLK_50"
blo "42000,16300"
tm "WireNameMgr"
)
)
)
*14 (PortIoOut
uid 215,0
shape (CompositeShape
uid 216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 217,0
sl 0
ro 270
xt "39500,13625,41000,14375"
)
(Line
uid 218,0
sl 0
ro 270
xt "39000,14000,39500,14000"
pts [
"39000,14000"
"39500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
font "arial,8,0"
)
xt "42000,13500,45100,14500"
st "CLK_25"
blo "42000,14300"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 223,0
decl (Decl
n "CLK_50"
t "std_logic"
o 3
suid 9,0
)
declText (MLText
uid 224,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,37000,6800"
st "CLK_50          : std_logic
"
)
)
*16 (Net
uid 225,0
decl (Decl
n "CLK_25"
t "std_logic"
o 2
suid 10,0
)
declText (MLText
uid 226,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,37000,5200"
st "CLK_25          : std_logic
"
)
)
*17 (Net
uid 293,0
decl (Decl
n "CLK"
t "std_logic"
o 1
suid 13,0
)
declText (MLText
uid 294,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,37000,2800"
st "CLK             : std_logic
"
)
)
*18 (SaComponent
uid 354,0
optionalChildren [
*19 (CptPort
uid 346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 347,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,25625,21000,26375"
)
tg (CPTG
uid 348,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 349,0
va (VaSet
font "arial,8,0"
)
xt "22000,25500,25900,26500"
st "CLKIN_IN"
blo "22000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*20 (CptPort
uid 350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,27625,32750,28375"
)
tg (CPTG
uid 352,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 353,0
va (VaSet
font "arial,8,0"
)
xt "26600,27500,31000,28500"
st "CLK0_OUT"
ju 2
blo "31000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 355,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "21000,25000,32000,30000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 356,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 357,0
va (VaSet
font "arial,8,1"
)
xt "21400,30000,27600,31000"
st "FACT_FAD_lib"
blo "21400,30800"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 358,0
va (VaSet
font "arial,8,1"
)
xt "21400,31000,27200,32000"
st "dcm_ps_38ns"
blo "21400,31800"
tm "CptNameMgr"
)
*23 (Text
uid 359,0
va (VaSet
font "arial,8,1"
)
xt "21400,32000,23200,33000"
st "U_1"
blo "21400,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 360,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 361,0
text (MLText
uid 362,0
va (VaSet
font "Courier New,8,0"
)
xt "26500,27000,26500,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 363,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "21250,28250,22750,29750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*24 (SaComponent
uid 403,0
optionalChildren [
*25 (CptPort
uid 387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 388,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,13625,17000,14375"
)
tg (CPTG
uid 389,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 390,0
va (VaSet
font "arial,8,0"
)
xt "18000,13500,21900,14500"
st "CLKIN_IN"
blo "18000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*26 (CptPort
uid 391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,13625,32750,14375"
)
tg (CPTG
uid 393,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 394,0
va (VaSet
font "arial,8,0"
)
xt "26000,13500,31000,14500"
st "CLKFX_OUT"
ju 2
blo "31000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLKFX_OUT"
t "std_logic"
o 2
)
)
)
*27 (CptPort
uid 395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 396,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,14625,32750,15375"
)
tg (CPTG
uid 397,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 398,0
va (VaSet
font "arial,8,0"
)
xt "23000,14500,31000,15500"
st "CLKIN_IBUFG_OUT"
ju 2
blo "31000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLKIN_IBUFG_OUT"
t "std_logic"
o 3
)
)
)
*28 (CptPort
uid 399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,15625,32750,16375"
)
tg (CPTG
uid 401,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 402,0
va (VaSet
font "arial,8,0"
)
xt "26600,15500,31000,16500"
st "CLK0_OUT"
ju 2
blo "31000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 404,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,13000,32000,18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 405,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 406,0
va (VaSet
font "arial,8,1"
)
xt "17400,18000,23600,19000"
st "FACT_FAD_lib"
blo "17400,18800"
tm "BdLibraryNameMgr"
)
*30 (Text
uid 407,0
va (VaSet
font "arial,8,1"
)
xt "17400,19000,23400,20000"
st "dcm_50_to_25"
blo "17400,19800"
tm "CptNameMgr"
)
*31 (Text
uid 408,0
va (VaSet
font "arial,8,1"
)
xt "17400,20000,19200,21000"
st "U_0"
blo "17400,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 409,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 410,0
text (MLText
uid 411,0
va (VaSet
font "Courier New,8,0"
)
xt "24500,13000,24500,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 412,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,16250,18750,17750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*32 (SaComponent
uid 514,0
optionalChildren [
*33 (CptPort
uid 482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,33625,40000,34375"
)
tg (CPTG
uid 484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 485,0
va (VaSet
font "arial,8,0"
)
xt "41000,33500,44900,34500"
st "CLKIN_IN"
blo "41000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*34 (CptPort
uid 486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,34625,40000,35375"
)
tg (CPTG
uid 488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 489,0
va (VaSet
font "arial,8,0"
)
xt "41000,34500,45100,35500"
st "PSCLK_IN"
blo "41000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "PSCLK_IN"
t "std_logic"
o 2
)
)
)
*35 (CptPort
uid 490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,35625,40000,36375"
)
tg (CPTG
uid 492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 493,0
va (VaSet
font "arial,8,0"
)
xt "41000,35500,44700,36500"
st "PSEN_IN"
blo "41000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "PSEN_IN"
t "std_logic"
o 3
)
)
)
*36 (CptPort
uid 494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,36625,40000,37375"
)
tg (CPTG
uid 496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 497,0
va (VaSet
font "arial,8,0"
)
xt "41000,36500,47100,37500"
st "PSINCDEC_IN"
blo "41000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "PSINCDEC_IN"
t "std_logic"
o 4
)
)
)
*37 (CptPort
uid 502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,33625,55750,34375"
)
tg (CPTG
uid 504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 505,0
va (VaSet
font "arial,8,0"
)
xt "49600,33500,54000,34500"
st "CLK0_OUT"
ju 2
blo "54000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 5
)
)
)
*38 (CptPort
uid 506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,34625,55750,35375"
)
tg (CPTG
uid 508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 509,0
va (VaSet
font "arial,8,0"
)
xt "47900,34500,54000,35500"
st "LOCKED_OUT"
ju 2
blo "54000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 6
)
)
)
*39 (CptPort
uid 510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,35625,55750,36375"
)
tg (CPTG
uid 512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 513,0
va (VaSet
font "arial,8,0"
)
xt "47800,35500,54000,36500"
st "PSDONE_OUT"
ju 2
blo "54000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSDONE_OUT"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 515,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40000,33000,55000,40000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 516,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 517,0
va (VaSet
font "arial,8,1"
)
xt "40800,40000,47000,41000"
st "FACT_FAD_lib"
blo "40800,40800"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 518,0
va (VaSet
font "arial,8,1"
)
xt "40800,41000,48200,42000"
st "dcm_var_ps_38ns"
blo "40800,41800"
tm "CptNameMgr"
)
*42 (Text
uid 519,0
va (VaSet
font "arial,8,1"
)
xt "40800,42000,42600,43000"
st "U_2"
blo "40800,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 520,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 521,0
text (MLText
uid 522,0
va (VaSet
font "Courier New,8,0"
)
xt "47500,33000,47500,33000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 523,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "40250,38250,41750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*43 (Net
uid 524,0
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 14
suid 14,0
)
declText (MLText
uid 525,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,40500,16600"
st "SIGNAL CLK0_OUT        : std_logic
"
)
)
*44 (Net
uid 530,0
decl (Decl
n "PSCLK_IN"
t "std_logic"
o 16
suid 15,0
)
declText (MLText
uid 531,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,40500,18200"
st "SIGNAL PSCLK_IN        : std_logic
"
)
)
*45 (Net
uid 544,0
decl (Decl
n "PSEN_IN"
t "std_logic"
o 18
suid 16,0
)
declText (MLText
uid 545,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,40500,19800"
st "SIGNAL PSEN_IN         : std_logic
"
)
)
*46 (Net
uid 558,0
decl (Decl
n "PSINCDEC_IN"
t "std_logic"
o 19
suid 17,0
)
declText (MLText
uid 559,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,40500,20600"
st "SIGNAL PSINCDEC_IN     : std_logic
"
)
)
*47 (Net
uid 586,0
decl (Decl
n "PSDONE_OUT"
t "std_logic"
o 17
suid 19,0
)
declText (MLText
uid 587,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,40500,19000"
st "SIGNAL PSDONE_OUT      : std_logic
"
)
)
*48 (Net
uid 600,0
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 15
suid 20,0
)
declText (MLText
uid 601,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,40500,17400"
st "SIGNAL LOCKED_OUT      : std_logic
"
)
)
*49 (SaComponent
uid 826,0
optionalChildren [
*50 (CptPort
uid 767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,30625,64000,31375"
)
tg (CPTG
uid 769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 770,0
va (VaSet
)
xt "65000,30500,66900,31500"
st "CLK"
blo "65000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*51 (CptPort
uid 771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,39625,90750,40375"
)
tg (CPTG
uid 773,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 774,0
va (VaSet
)
xt "86100,39500,89000,40500"
st "PSCLK"
ju 2
blo "89000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSCLK"
t "std_logic"
prec "-- interface to: clock_generator_variable_PS_struct.vhd"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*52 (CptPort
uid 775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,40625,90750,41375"
)
tg (CPTG
uid 777,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 778,0
va (VaSet
)
xt "86500,40500,89000,41500"
st "PSEN"
ju 2
blo "89000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSEN"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
i "'0'"
)
)
)
*53 (CptPort
uid 779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,41625,90750,42375"
)
tg (CPTG
uid 781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 782,0
va (VaSet
)
xt "84500,41500,89000,42500"
st "PSINCDEC"
ju 2
blo "89000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSINCDEC"
t "std_logic"
eolc "-- default is 'incrementing'"
preAdd 0
posAdd 0
o 4
suid 4,0
i "'1'"
)
)
)
*54 (CptPort
uid 783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,35625,64000,36375"
)
tg (CPTG
uid 785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 786,0
va (VaSet
)
xt "65000,35500,68700,36500"
st "PSDONE"
blo "65000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "PSDONE"
t "std_logic"
eolc "-- will pulse once, if phase shifting was done."
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*55 (CptPort
uid 787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,34625,64000,35375"
)
tg (CPTG
uid 789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 790,0
va (VaSet
)
xt "65000,34500,68600,35500"
st "LOCKED"
blo "65000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "LOCKED"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*56 (CptPort
uid 795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,40625,64000,41375"
)
tg (CPTG
uid 797,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 798,0
va (VaSet
)
xt "65000,40500,69600,41500"
st "shift_phase"
blo "65000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "shift_phase"
t "std_logic"
prec "-- interface to: w5300_modul.vhd"
preAdd 0
posAdd 0
o 7
suid 8,0
)
)
)
*57 (CptPort
uid 799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,41625,64000,42375"
)
tg (CPTG
uid 801,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 802,0
va (VaSet
)
xt "65000,41500,68300,42500"
st "direction"
blo "65000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "direction"
t "std_logic"
eolc "-- corresponds to 'PSINCDEC'"
preAdd 0
posAdd 0
o 8
suid 9,0
)
)
)
*58 (CptPort
uid 803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,31625,90750,32375"
)
tg (CPTG
uid 805,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 806,0
va (VaSet
)
xt "86100,31500,89000,32500"
st "shifting"
ju 2
blo "89000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "shifting"
t "std_logic"
prec "-- status:"
preAdd 0
posAdd 0
o 9
suid 10,0
i "'0'"
)
)
)
*59 (CptPort
uid 807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,30625,90750,31375"
)
tg (CPTG
uid 809,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 810,0
va (VaSet
)
xt "86800,30500,89000,31500"
st "ready"
ju 2
blo "89000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ready"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 11,0
i "'0'"
)
)
)
*60 (CptPort
uid 811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 812,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,33625,90750,34375"
)
tg (CPTG
uid 813,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 814,0
va (VaSet
)
xt "84200,33500,89000,34500"
st "offset : (7:0)"
ju 2
blo "89000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "offset"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
posAdd 0
o 11
suid 12,0
i "(OTHERS => '0')"
)
)
)
*61 (CptPort
uid 815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 816,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,34625,90750,35375"
)
tg (CPTG
uid 817,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 818,0
va (VaSet
)
xt "83800,34500,89000,35500"
st "DCM_locked"
ju 2
blo "89000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DCM_locked"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 13,0
)
)
)
]
shape (Rectangle
uid 827,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,30000,90000,45000"
)
oxt "50000,7000,63000,25000"
ttg (MlTextGroup
uid 828,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 829,0
va (VaSet
font "Arial,8,1"
)
xt "65700,26000,71900,27000"
st "FACT_FAD_lib"
blo "65700,26800"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 830,0
va (VaSet
font "Arial,8,1"
)
xt "65700,27000,71500,28000"
st "phase_shifter"
blo "65700,27800"
tm "CptNameMgr"
)
*64 (Text
uid 831,0
va (VaSet
font "Arial,8,1"
)
xt "65700,28000,67500,29000"
st "U_4"
blo "65700,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 832,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 833,0
text (MLText
uid 834,0
va (VaSet
font "Courier New,8,0"
)
xt "64000,29000,64000,29000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 835,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "64250,43250,65750,44750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*65 (Net
uid 853,0
decl (Decl
n "ready"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 23,0
i "'0'"
)
declText (MLText
uid 854,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,50500,13200"
st "ready           : std_logic                    := '0'
"
)
)
*66 (PortIoOut
uid 861,0
shape (CompositeShape
uid 862,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 863,0
sl 0
ro 270
xt "100500,30625,102000,31375"
)
(Line
uid 864,0
sl 0
ro 270
xt "100000,31000,100500,31000"
pts [
"100000,31000"
"100500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 865,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 866,0
va (VaSet
font "arial,8,0"
)
xt "103000,30500,105200,31500"
st "ready"
blo "103000,31300"
tm "WireNameMgr"
)
)
)
*67 (Net
uid 867,0
decl (Decl
n "shifting"
t "std_logic"
prec "-- status:"
preAdd 0
posAdd 0
o 13
suid 24,0
i "'0'"
)
declText (MLText
uid 868,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,50500,14800"
st "-- status:
shifting        : std_logic                    := '0'
"
)
)
*68 (PortIoOut
uid 875,0
shape (CompositeShape
uid 876,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 877,0
sl 0
ro 270
xt "100500,31625,102000,32375"
)
(Line
uid 878,0
sl 0
ro 270
xt "100000,32000,100500,32000"
pts [
"100000,32000"
"100500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 879,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 880,0
va (VaSet
font "arial,8,0"
)
xt "103000,31500,105900,32500"
st "shifting"
blo "103000,32300"
tm "WireNameMgr"
)
)
)
*69 (Net
uid 881,0
decl (Decl
n "offset"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 11
suid 25,0
i "(OTHERS => '0')"
)
declText (MLText
uid 882,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,56500,12400"
st "offset          : std_logic_vector(7 downto 0) := (OTHERS => '0')
"
)
)
*70 (PortIoOut
uid 889,0
shape (CompositeShape
uid 890,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 891,0
sl 0
ro 270
xt "100500,33625,102000,34375"
)
(Line
uid 892,0
sl 0
ro 270
xt "100000,34000,100500,34000"
pts [
"100000,34000"
"100500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 893,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
font "arial,8,0"
)
xt "103000,33500,105200,34500"
st "offset"
blo "103000,34300"
tm "WireNameMgr"
)
)
)
*71 (Net
uid 895,0
decl (Decl
n "DCM_locked"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 26,0
)
declText (MLText
uid 896,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,37000,7600"
st "DCM_locked      : std_logic
"
)
)
*72 (PortIoOut
uid 903,0
shape (CompositeShape
uid 904,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 905,0
sl 0
ro 270
xt "100500,34625,102000,35375"
)
(Line
uid 906,0
sl 0
ro 270
xt "100000,35000,100500,35000"
pts [
"100000,35000"
"100500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 907,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 908,0
va (VaSet
font "arial,8,0"
)
xt "103000,34500,108200,35500"
st "DCM_locked"
blo "103000,35300"
tm "WireNameMgr"
)
)
)
*73 (PortIoOut
uid 968,0
shape (CompositeShape
uid 969,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 970,0
sl 0
ro 270
xt "110500,39625,112000,40375"
)
(Line
uid 971,0
sl 0
ro 270
xt "110000,40000,110500,40000"
pts [
"110000,40000"
"110500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 972,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 973,0
va (VaSet
font "arial,8,0"
)
xt "113000,39500,118000,40500"
st "PSCLK_OUT"
blo "113000,40300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 980,0
decl (Decl
n "PSCLK_OUT"
t "std_logic"
o 17
suid 28,0
)
declText (MLText
uid 981,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,37000,9200"
st "PSCLK_OUT       : std_logic
"
)
)
*75 (PortIoOut
uid 982,0
shape (CompositeShape
uid 983,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 984,0
sl 0
ro 270
xt "110500,43625,112000,44375"
)
(Line
uid 985,0
sl 0
ro 270
xt "110000,44000,110500,44000"
pts [
"110000,44000"
"110500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 986,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 987,0
va (VaSet
font "arial,8,0"
)
xt "113000,43500,117600,44500"
st "PSEN_OUT"
blo "113000,44300"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 994,0
decl (Decl
n "PSEN_OUT"
t "std_logic"
o 18
suid 29,0
)
declText (MLText
uid 995,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,37000,10800"
st "PSEN_OUT        : std_logic
"
)
)
*77 (PortIoOut
uid 996,0
shape (CompositeShape
uid 997,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 998,0
sl 0
ro 270
xt "110500,48625,112000,49375"
)
(Line
uid 999,0
sl 0
ro 270
xt "110000,49000,110500,49000"
pts [
"110000,49000"
"110500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1000,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1001,0
va (VaSet
font "arial,8,0"
)
xt "113000,48500,120000,49500"
st "PSINCDEC_OUT"
blo "113000,49300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 1008,0
decl (Decl
n "PSINCDEC_OUT"
t "std_logic"
o 19
suid 30,0
)
declText (MLText
uid 1009,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,37000,11600"
st "PSINCDEC_OUT    : std_logic
"
)
)
*79 (PortIoOut
uid 1010,0
shape (CompositeShape
uid 1011,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1012,0
sl 0
ro 270
xt "110500,52625,112000,53375"
)
(Line
uid 1013,0
sl 0
ro 270
xt "110000,53000,110500,53000"
pts [
"110000,53000"
"110500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1014,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1015,0
va (VaSet
font "arial,8,0"
)
xt "113000,52500,120800,53500"
st "PSDONE_extraOUT"
blo "113000,53300"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 1022,0
decl (Decl
n "PSDONE_extraOUT"
t "std_logic"
o 20
suid 31,0
)
declText (MLText
uid 1023,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,37000,10000"
st "PSDONE_extraOUT : std_logic
"
)
)
*81 (PortIoOut
uid 1024,0
shape (CompositeShape
uid 1025,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1026,0
sl 0
ro 270
xt "110500,56625,112000,57375"
)
(Line
uid 1027,0
sl 0
ro 270
xt "110000,57000,110500,57000"
pts [
"110000,57000"
"110500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1028,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1029,0
va (VaSet
font "arial,8,0"
)
xt "113000,56500,120700,57500"
st "LOCKED_extraOUT"
blo "113000,57300"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 1036,0
decl (Decl
n "LOCKED_extraOUT"
t "std_logic"
o 21
suid 32,0
)
declText (MLText
uid 1037,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,37000,8400"
st "LOCKED_extraOUT : std_logic
"
)
)
*83 (MWC
uid 1058,0
optionalChildren [
*84 (CptPort
uid 1038,0
optionalChildren [
*85 (Line
uid 1042,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "95000,40000,95000,40000"
pts [
"95000,40000"
"95000,40000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1039,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "94250,39625,95000,40375"
)
tg (CPTG
uid 1040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1041,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "217200,338000,218000,339000"
st "s"
blo "217200,338800"
)
s (Text
uid 1067,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "217200,339000,217200,339000"
blo "217200,339000"
)
)
thePort (LogicalPort
decl (Decl
n "s"
t "std_logic"
o 16
suid 1,0
)
)
)
*86 (CptPort
uid 1043,0
optionalChildren [
*87 (Line
uid 1047,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "98000,40000,98000,40000"
pts [
"98000,40000"
"98000,40000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1044,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "98000,39625,98750,40375"
)
tg (CPTG
uid 1045,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1046,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "221000,339000,221600,340000"
st "t"
ju 2
blo "221600,339800"
)
s (Text
uid 1068,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "221600,340000,221600,340000"
ju 2
blo "221600,340000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "t"
t "std_logic"
o 17
suid 2,0
)
)
)
*88 (CommentGraphic
uid 1048,0
shape (PolyLine2D
pts [
"95000,40000"
"96000,39000"
]
uid 1049,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95000,39000,96000,40000"
)
oxt "6000,6000,7000,7000"
)
*89 (CommentGraphic
uid 1050,0
shape (PolyLine2D
pts [
"95000,40000"
"96000,41000"
]
uid 1051,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95000,40000,96000,41000"
)
oxt "6000,7000,7000,8000"
)
*90 (CommentGraphic
uid 1052,0
shape (PolyLine2D
pts [
"95988,40329"
"96988,40329"
]
uid 1053,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95988,40329,96988,40329"
)
oxt "6988,7329,7988,7329"
)
*91 (CommentGraphic
uid 1054,0
shape (PolyLine2D
pts [
"97000,40000"
"98000,40000"
]
uid 1055,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "97000,40000,98000,40000"
)
oxt "8000,7000,9000,7000"
)
*92 (CommentGraphic
uid 1056,0
shape (PolyLine2D
pts [
"95976,39730"
"96976,39730"
]
uid 1057,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95976,39730,96976,39730"
)
oxt "6976,6730,7976,6730"
)
]
shape (Rectangle
uid 1059,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "95000,39000,98000,41000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 1060,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 1061,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "95350,40100,100150,41100"
st "moduleware"
blo "95350,40900"
)
*94 (Text
uid 1062,0
va (VaSet
font "arial,8,0"
)
xt "95350,41100,100050,42100"
st "assignment"
blo "95350,41900"
)
*95 (Text
uid 1063,0
va (VaSet
font "arial,8,0"
)
xt "95350,42100,97150,43100"
st "U_5"
blo "95350,42900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1064,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1065,0
text (MLText
uid 1066,0
va (VaSet
font "arial,8,0"
)
xt "90000,19400,90000,19400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*96 (MWC
uid 1075,0
optionalChildren [
*97 (CptPort
uid 1084,0
optionalChildren [
*98 (Line
uid 1089,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "95000,44000,95000,44000"
pts [
"95000,44000"
"95000,44000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1085,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "94250,43625,95000,44375"
)
tg (CPTG
uid 1086,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1087,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "217200,342000,218000,343000"
st "s"
blo "217200,342800"
)
s (Text
uid 1088,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "217200,343000,217200,343000"
blo "217200,343000"
)
)
thePort (LogicalPort
decl (Decl
n "s"
t "std_logic"
o 18
)
)
)
*99 (CptPort
uid 1090,0
optionalChildren [
*100 (Line
uid 1095,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "98000,44000,98000,44000"
pts [
"98000,44000"
"98000,44000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1091,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "98000,43625,98750,44375"
)
tg (CPTG
uid 1092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1093,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "221000,343000,221600,344000"
st "t"
ju 2
blo "221600,343800"
)
s (Text
uid 1094,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "221600,344000,221600,344000"
ju 2
blo "221600,344000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "t"
t "std_logic"
o 18
)
)
)
*101 (CommentGraphic
uid 1096,0
shape (PolyLine2D
pts [
"95000,44000"
"96000,43000"
]
uid 1097,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95000,43000,96000,44000"
)
oxt "6000,6000,7000,7000"
)
*102 (CommentGraphic
uid 1098,0
shape (PolyLine2D
pts [
"95000,44000"
"96000,45000"
]
uid 1099,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95000,44000,96000,45000"
)
oxt "6000,7000,7000,8000"
)
*103 (CommentGraphic
uid 1100,0
shape (PolyLine2D
pts [
"95988,44329"
"96988,44329"
]
uid 1101,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95988,44329,96988,44329"
)
oxt "6988,7329,7988,7329"
)
*104 (CommentGraphic
uid 1102,0
shape (PolyLine2D
pts [
"97000,44000"
"98000,44000"
]
uid 1103,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "97000,44000,98000,44000"
)
oxt "8000,7000,9000,7000"
)
*105 (CommentGraphic
uid 1104,0
shape (PolyLine2D
pts [
"95976,43730"
"96976,43730"
]
uid 1105,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95976,43730,96976,43730"
)
oxt "6976,6730,7976,6730"
)
]
shape (Rectangle
uid 1076,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "95000,43000,98000,45000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 1077,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 1078,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "95350,44100,100150,45100"
st "moduleware"
blo "95350,44900"
)
*107 (Text
uid 1079,0
va (VaSet
font "arial,8,0"
)
xt "95350,45100,100050,46100"
st "assignment"
blo "95350,45900"
)
*108 (Text
uid 1080,0
va (VaSet
font "arial,8,0"
)
xt "95350,46100,97150,47100"
st "U_6"
blo "95350,46900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1081,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1082,0
text (MLText
uid 1083,0
va (VaSet
font "arial,8,0"
)
xt "90000,23400,90000,23400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*109 (MWC
uid 1112,0
optionalChildren [
*110 (CptPort
uid 1121,0
optionalChildren [
*111 (Line
uid 1126,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "95000,49000,95000,49000"
pts [
"95000,49000"
"95000,49000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1122,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "94250,48625,95000,49375"
)
tg (CPTG
uid 1123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1124,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "217200,347000,218000,348000"
st "s"
blo "217200,347800"
)
s (Text
uid 1125,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "217200,348000,217200,348000"
blo "217200,348000"
)
)
thePort (LogicalPort
decl (Decl
n "s"
t "std_logic"
o 19
)
)
)
*112 (CptPort
uid 1127,0
optionalChildren [
*113 (Line
uid 1132,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "98000,49000,98000,49000"
pts [
"98000,49000"
"98000,49000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1128,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "98000,48625,98750,49375"
)
tg (CPTG
uid 1129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1130,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "221000,348000,221600,349000"
st "t"
ju 2
blo "221600,348800"
)
s (Text
uid 1131,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "221600,349000,221600,349000"
ju 2
blo "221600,349000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "t"
t "std_logic"
o 19
)
)
)
*114 (CommentGraphic
uid 1133,0
shape (PolyLine2D
pts [
"95000,49000"
"96000,48000"
]
uid 1134,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95000,48000,96000,49000"
)
oxt "6000,6000,7000,7000"
)
*115 (CommentGraphic
uid 1135,0
shape (PolyLine2D
pts [
"95000,49000"
"96000,50000"
]
uid 1136,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95000,49000,96000,50000"
)
oxt "6000,7000,7000,8000"
)
*116 (CommentGraphic
uid 1137,0
shape (PolyLine2D
pts [
"95988,49329"
"96988,49329"
]
uid 1138,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95988,49329,96988,49329"
)
oxt "6988,7329,7988,7329"
)
*117 (CommentGraphic
uid 1139,0
shape (PolyLine2D
pts [
"97000,49000"
"98000,49000"
]
uid 1140,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "97000,49000,98000,49000"
)
oxt "8000,7000,9000,7000"
)
*118 (CommentGraphic
uid 1141,0
shape (PolyLine2D
pts [
"95976,48730"
"96976,48730"
]
uid 1142,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95976,48730,96976,48730"
)
oxt "6976,6730,7976,6730"
)
]
shape (Rectangle
uid 1113,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "95000,48000,98000,50000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 1114,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 1115,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "95350,49100,100150,50100"
st "moduleware"
blo "95350,49900"
)
*120 (Text
uid 1116,0
va (VaSet
font "arial,8,0"
)
xt "95350,50100,100050,51100"
st "assignment"
blo "95350,50900"
)
*121 (Text
uid 1117,0
va (VaSet
font "arial,8,0"
)
xt "95350,51100,97150,52100"
st "U_7"
blo "95350,51900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1118,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1119,0
text (MLText
uid 1120,0
va (VaSet
font "arial,8,0"
)
xt "90000,28400,90000,28400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*122 (MWC
uid 1149,0
optionalChildren [
*123 (CptPort
uid 1158,0
optionalChildren [
*124 (Line
uid 1163,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "95000,53000,95000,53000"
pts [
"95000,53000"
"95000,53000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1159,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "94250,52625,95000,53375"
)
tg (CPTG
uid 1160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1161,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "217200,351000,218000,352000"
st "s"
blo "217200,351800"
)
s (Text
uid 1162,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "217200,352000,217200,352000"
blo "217200,352000"
)
)
thePort (LogicalPort
decl (Decl
n "s"
t "std_logic"
o 17
)
)
)
*125 (CptPort
uid 1164,0
optionalChildren [
*126 (Line
uid 1169,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "98000,53000,98000,53000"
pts [
"98000,53000"
"98000,53000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1165,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "98000,52625,98750,53375"
)
tg (CPTG
uid 1166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1167,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "221000,352000,221600,353000"
st "t"
ju 2
blo "221600,352800"
)
s (Text
uid 1168,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "221600,353000,221600,353000"
ju 2
blo "221600,353000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "t"
t "std_logic"
o 20
)
)
)
*127 (CommentGraphic
uid 1170,0
shape (PolyLine2D
pts [
"95000,53000"
"96000,52000"
]
uid 1171,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95000,52000,96000,53000"
)
oxt "6000,6000,7000,7000"
)
*128 (CommentGraphic
uid 1172,0
shape (PolyLine2D
pts [
"95000,53000"
"96000,54000"
]
uid 1173,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95000,53000,96000,54000"
)
oxt "6000,7000,7000,8000"
)
*129 (CommentGraphic
uid 1174,0
shape (PolyLine2D
pts [
"95988,53329"
"96988,53329"
]
uid 1175,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95988,53329,96988,53329"
)
oxt "6988,7329,7988,7329"
)
*130 (CommentGraphic
uid 1176,0
shape (PolyLine2D
pts [
"97000,53000"
"98000,53000"
]
uid 1177,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "97000,53000,98000,53000"
)
oxt "8000,7000,9000,7000"
)
*131 (CommentGraphic
uid 1178,0
shape (PolyLine2D
pts [
"95976,52730"
"96976,52730"
]
uid 1179,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95976,52730,96976,52730"
)
oxt "6976,6730,7976,6730"
)
]
shape (Rectangle
uid 1150,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "95000,52000,98000,54000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 1151,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
uid 1152,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "95350,53100,100150,54100"
st "moduleware"
blo "95350,53900"
)
*133 (Text
uid 1153,0
va (VaSet
font "arial,8,0"
)
xt "95350,54100,100050,55100"
st "assignment"
blo "95350,54900"
)
*134 (Text
uid 1154,0
va (VaSet
font "arial,8,0"
)
xt "95350,55100,97150,56100"
st "U_8"
blo "95350,55900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1155,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1156,0
text (MLText
uid 1157,0
va (VaSet
font "arial,8,0"
)
xt "90000,32400,90000,32400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*135 (MWC
uid 1186,0
optionalChildren [
*136 (CptPort
uid 1195,0
optionalChildren [
*137 (Line
uid 1200,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "95000,57000,95000,57000"
pts [
"95000,57000"
"95000,57000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1196,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "94250,56625,95000,57375"
)
tg (CPTG
uid 1197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1198,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "217200,355000,218000,356000"
st "s"
blo "217200,355800"
)
s (Text
uid 1199,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "217200,356000,217200,356000"
blo "217200,356000"
)
)
thePort (LogicalPort
decl (Decl
n "s"
t "std_logic"
o 15
)
)
)
*138 (CptPort
uid 1201,0
optionalChildren [
*139 (Line
uid 1206,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "98000,57000,98000,57000"
pts [
"98000,57000"
"98000,57000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1202,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "98000,56625,98750,57375"
)
tg (CPTG
uid 1203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1204,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "221000,356000,221600,357000"
st "t"
ju 2
blo "221600,356800"
)
s (Text
uid 1205,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "221600,357000,221600,357000"
ju 2
blo "221600,357000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "t"
t "std_logic"
o 21
)
)
)
*140 (CommentGraphic
uid 1207,0
shape (PolyLine2D
pts [
"95000,57000"
"96000,56000"
]
uid 1208,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95000,56000,96000,57000"
)
oxt "6000,6000,7000,7000"
)
*141 (CommentGraphic
uid 1209,0
shape (PolyLine2D
pts [
"95000,57000"
"96000,58000"
]
uid 1210,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95000,57000,96000,58000"
)
oxt "6000,7000,7000,8000"
)
*142 (CommentGraphic
uid 1211,0
shape (PolyLine2D
pts [
"95988,57329"
"96988,57329"
]
uid 1212,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95988,57329,96988,57329"
)
oxt "6988,7329,7988,7329"
)
*143 (CommentGraphic
uid 1213,0
shape (PolyLine2D
pts [
"97000,57000"
"98000,57000"
]
uid 1214,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "97000,57000,98000,57000"
)
oxt "8000,7000,9000,7000"
)
*144 (CommentGraphic
uid 1215,0
shape (PolyLine2D
pts [
"95976,56730"
"96976,56730"
]
uid 1216,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "95976,56730,96976,56730"
)
oxt "6976,6730,7976,6730"
)
]
shape (Rectangle
uid 1187,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "95000,56000,98000,58000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 1188,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
uid 1189,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "95350,57100,100150,58100"
st "moduleware"
blo "95350,57900"
)
*146 (Text
uid 1190,0
va (VaSet
font "arial,8,0"
)
xt "95350,58100,100050,59100"
st "assignment"
blo "95350,58900"
)
*147 (Text
uid 1191,0
va (VaSet
font "arial,8,0"
)
xt "95350,59100,97150,60100"
st "U_9"
blo "95350,59900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1192,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1193,0
text (MLText
uid 1194,0
va (VaSet
font "arial,8,0"
)
xt "90000,36400,90000,36400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*148 (PortIoOut
uid 1248,0
shape (CompositeShape
uid 1249,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1250,0
sl 0
ro 270
xt "68500,21625,70000,22375"
)
(Line
uid 1251,0
sl 0
ro 270
xt "68000,22000,68500,22000"
pts [
"68000,22000"
"68500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1252,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1253,0
va (VaSet
font "arial,8,0"
)
xt "71000,21500,75500,22500"
st "CLK_25_PS"
blo "71000,22300"
tm "WireNameMgr"
)
)
)
*149 (Net
uid 1260,0
decl (Decl
n "CLK_25_PS"
t "std_logic"
o 22
suid 34,0
)
declText (MLText
uid 1261,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,37000,6000"
st "CLK_25_PS       : std_logic
"
)
)
*150 (PortIoIn
uid 1266,0
shape (CompositeShape
uid 1267,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1268,0
sl 0
ro 270
xt "37000,63625,38500,64375"
)
(Line
uid 1269,0
sl 0
ro 270
xt "38500,64000,39000,64000"
pts [
"38500,64000"
"39000,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1270,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1271,0
va (VaSet
font "arial,8,0"
)
xt "33000,63500,36000,64500"
st "do_shift"
ju 2
blo "36000,64300"
tm "WireNameMgr"
)
)
)
*151 (Net
uid 1278,0
decl (Decl
n "do_shift"
t "std_logic"
o 23
suid 35,0
)
declText (MLText
uid 1279,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,37000,4400"
st "do_shift        : std_logic
"
)
)
*152 (PortIoIn
uid 1280,0
shape (CompositeShape
uid 1281,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1282,0
sl 0
ro 270
xt "37000,65625,38500,66375"
)
(Line
uid 1283,0
sl 0
ro 270
xt "38500,66000,39000,66000"
pts [
"38500,66000"
"39000,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1284,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1285,0
va (VaSet
font "arial,8,0"
)
xt "32700,65500,36000,66500"
st "direction"
ju 2
blo "36000,66300"
tm "WireNameMgr"
)
)
)
*153 (Net
uid 1292,0
decl (Decl
n "direction"
t "std_logic"
o 24
suid 36,0
)
declText (MLText
uid 1293,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,37000,3600"
st "direction       : std_logic
"
)
)
*154 (Wire
uid 163,0
shape (OrthoPolyLine
uid 164,0
va (VaSet
vasetType 3
)
xt "10000,14000,16250,14000"
pts [
"10000,14000"
"16250,14000"
]
)
start &12
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "11000,13000,12900,14000"
st "CLK"
blo "11000,13800"
tm "WireNameMgr"
)
)
on &17
)
*155 (Wire
uid 191,0
shape (OrthoPolyLine
uid 192,0
va (VaSet
vasetType 3
)
xt "32750,16000,39000,16000"
pts [
"32750,16000"
"39000,16000"
]
)
start &28
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34000,15000,37100,16000"
st "CLK_50"
blo "34000,15800"
tm "WireNameMgr"
)
)
on &15
)
*156 (Wire
uid 209,0
optionalChildren [
*157 (BdJunction
uid 233,0
ps "OnConnectorStrategy"
shape (Circle
uid 234,0
va (VaSet
vasetType 1
)
xt "35600,13600,36400,14400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
)
xt "32750,14000,39000,14000"
pts [
"32750,14000"
"39000,14000"
]
)
start &26
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 214,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34000,13000,37100,14000"
st "CLK_25"
blo "34000,13800"
tm "WireNameMgr"
)
)
on &16
)
*158 (Wire
uid 229,0
shape (OrthoPolyLine
uid 230,0
va (VaSet
vasetType 3
)
xt "16000,14000,36000,26000"
pts [
"36000,14000"
"36000,23000"
"16000,23000"
"16000,26000"
"20250,26000"
]
)
start &157
end &19
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
font "arial,8,0"
)
xt "17000,25000,20100,26000"
st "CLK_25"
blo "17000,25800"
tm "WireNameMgr"
)
)
on &16
)
*159 (Wire
uid 526,0
optionalChildren [
*160 (BdJunction
uid 1462,0
ps "OnConnectorStrategy"
shape (Circle
uid 1463,0
va (VaSet
vasetType 1
)
xt "35600,30600,36400,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 527,0
va (VaSet
vasetType 3
)
xt "32750,28000,39250,34000"
pts [
"32750,28000"
"36000,28000"
"36000,34000"
"39250,34000"
]
)
start &20
end &33
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 529,0
va (VaSet
font "arial,8,0"
)
xt "34750,33000,39150,34000"
st "CLK0_OUT"
blo "34750,33800"
tm "WireNameMgr"
)
)
on &43
)
*161 (Wire
uid 532,0
optionalChildren [
*162 (BdJunction
uid 1073,0
ps "OnConnectorStrategy"
shape (Circle
uid 1074,0
va (VaSet
vasetType 1
)
xt "92600,39600,93400,40400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 533,0
va (VaSet
vasetType 3
)
xt "29000,35000,93000,48000"
pts [
"90750,40000"
"93000,40000"
"93000,48000"
"29000,48000"
"29000,35000"
"39250,35000"
]
)
start &51
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 537,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "92750,39000,96850,40000"
st "PSCLK_IN"
blo "92750,39800"
tm "WireNameMgr"
)
)
on &44
)
*163 (Wire
uid 546,0
optionalChildren [
*164 (BdJunction
uid 1110,0
ps "OnConnectorStrategy"
shape (Circle
uid 1111,0
va (VaSet
vasetType 1
)
xt "91600,43600,92400,44400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 547,0
va (VaSet
vasetType 3
)
xt "30000,36000,92000,47000"
pts [
"90750,41000"
"92000,41000"
"92000,47000"
"30000,47000"
"30000,36000"
"39250,36000"
]
)
start &52
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 551,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "92750,40000,96450,41000"
st "PSEN_IN"
blo "92750,40800"
tm "WireNameMgr"
)
)
on &45
)
*165 (Wire
uid 588,0
optionalChildren [
*166 (BdJunction
uid 1184,0
ps "OnConnectorStrategy"
shape (Circle
uid 1185,0
va (VaSet
vasetType 1
)
xt "57600,35600,58400,36400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 589,0
va (VaSet
vasetType 3
)
xt "55750,36000,63250,36000"
pts [
"55750,36000"
"63250,36000"
]
)
start &39
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 593,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57750,35000,63950,36000"
st "PSDONE_OUT"
blo "57750,35800"
tm "WireNameMgr"
)
)
on &47
)
*167 (Wire
uid 602,0
optionalChildren [
*168 (BdJunction
uid 1221,0
ps "OnConnectorStrategy"
shape (Circle
uid 1222,0
va (VaSet
vasetType 1
)
xt "56600,34600,57400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 603,0
va (VaSet
vasetType 3
)
xt "55750,35000,63250,35000"
pts [
"55750,35000"
"63250,35000"
]
)
start &38
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 607,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57750,34000,63850,35000"
st "LOCKED_OUT"
blo "57750,34800"
tm "WireNameMgr"
)
)
on &48
)
*169 (Wire
uid 841,0
optionalChildren [
*170 (BdJunction
uid 1147,0
ps "OnConnectorStrategy"
shape (Circle
uid 1148,0
va (VaSet
vasetType 1
)
xt "90350,45600,91150,46400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 842,0
va (VaSet
vasetType 3
)
xt "31000,37000,90750,46000"
pts [
"90750,42000"
"90750,46000"
"31000,46000"
"31000,37000"
"39250,37000"
]
)
start &53
end &36
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 844,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "53000,41900,54000,48000"
st "PSINCDEC_IN"
blo "53800,48000"
tm "WireNameMgr"
)
)
on &46
)
*171 (Wire
uid 855,0
shape (OrthoPolyLine
uid 856,0
va (VaSet
vasetType 3
)
xt "90750,31000,100000,31000"
pts [
"90750,31000"
"100000,31000"
]
)
start &59
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 860,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "92000,30000,94200,31000"
st "ready"
blo "92000,30800"
tm "WireNameMgr"
)
)
on &65
)
*172 (Wire
uid 869,0
shape (OrthoPolyLine
uid 870,0
va (VaSet
vasetType 3
)
xt "90750,32000,100000,32000"
pts [
"90750,32000"
"100000,32000"
]
)
start &58
end &68
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 874,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "92000,31000,94900,32000"
st "shifting"
blo "92000,31800"
tm "WireNameMgr"
)
)
on &67
)
*173 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90750,34000,100000,34000"
pts [
"90750,34000"
"100000,34000"
]
)
start &60
end &70
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 888,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "92000,33000,94200,34000"
st "offset"
blo "92000,33800"
tm "WireNameMgr"
)
)
on &69
)
*174 (Wire
uid 897,0
shape (OrthoPolyLine
uid 898,0
va (VaSet
vasetType 3
)
xt "90750,35000,100000,35000"
pts [
"90750,35000"
"100000,35000"
]
)
start &61
end &72
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 902,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "92000,34000,97200,35000"
st "DCM_locked"
blo "92000,34800"
tm "WireNameMgr"
)
)
on &71
)
*175 (Wire
uid 974,0
shape (OrthoPolyLine
uid 975,0
va (VaSet
vasetType 3
)
xt "98000,40000,110000,40000"
pts [
"98000,40000"
"110000,40000"
]
)
start &86
end &73
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 979,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "100000,39000,105000,40000"
st "PSCLK_OUT"
blo "100000,39800"
tm "WireNameMgr"
)
)
on &74
)
*176 (Wire
uid 988,0
shape (OrthoPolyLine
uid 989,0
va (VaSet
vasetType 3
)
xt "98000,44000,110000,44000"
pts [
"98000,44000"
"110000,44000"
]
)
start &99
end &75
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 993,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "100000,43000,104600,44000"
st "PSEN_OUT"
blo "100000,43800"
tm "WireNameMgr"
)
)
on &76
)
*177 (Wire
uid 1002,0
shape (OrthoPolyLine
uid 1003,0
va (VaSet
vasetType 3
)
xt "98000,49000,110000,49000"
pts [
"98000,49000"
"110000,49000"
]
)
start &112
end &77
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1007,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "100000,48000,107000,49000"
st "PSINCDEC_OUT"
blo "100000,48800"
tm "WireNameMgr"
)
)
on &78
)
*178 (Wire
uid 1016,0
shape (OrthoPolyLine
uid 1017,0
va (VaSet
vasetType 3
)
xt "98000,53000,110000,53000"
pts [
"98000,53000"
"110000,53000"
]
)
start &125
end &79
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1021,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "100000,52000,107800,53000"
st "PSDONE_extraOUT"
blo "100000,52800"
tm "WireNameMgr"
)
)
on &80
)
*179 (Wire
uid 1030,0
shape (OrthoPolyLine
uid 1031,0
va (VaSet
vasetType 3
)
xt "98000,57000,110000,57000"
pts [
"98000,57000"
"110000,57000"
]
)
start &138
end &81
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1035,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "100000,56000,107700,57000"
st "LOCKED_extraOUT"
blo "100000,56800"
tm "WireNameMgr"
)
)
on &82
)
*180 (Wire
uid 1069,0
shape (OrthoPolyLine
uid 1070,0
va (VaSet
vasetType 3
)
xt "93000,40000,95000,40000"
pts [
"93000,40000"
"95000,40000"
]
)
start &162
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1072,0
va (VaSet
font "arial,8,0"
)
xt "90000,39000,94100,40000"
st "PSCLK_IN"
blo "90000,39800"
tm "WireNameMgr"
)
)
on &44
)
*181 (Wire
uid 1106,0
shape (OrthoPolyLine
uid 1107,0
va (VaSet
vasetType 3
)
xt "92000,44000,95000,44000"
pts [
"92000,44000"
"95000,44000"
]
)
start &164
end &97
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1109,0
va (VaSet
font "arial,8,0"
)
xt "90000,43000,93700,44000"
st "PSEN_IN"
blo "90000,43800"
tm "WireNameMgr"
)
)
on &45
)
*182 (Wire
uid 1143,0
shape (OrthoPolyLine
uid 1144,0
va (VaSet
vasetType 3
)
xt "90750,46000,95000,49000"
pts [
"90750,46000"
"91000,46000"
"91000,49000"
"95000,49000"
]
)
start &170
end &110
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1146,0
va (VaSet
font "arial,8,0"
)
xt "88000,48000,94100,49000"
st "PSINCDEC_IN"
blo "88000,48800"
tm "WireNameMgr"
)
)
on &46
)
*183 (Wire
uid 1180,0
shape (OrthoPolyLine
uid 1181,0
va (VaSet
vasetType 3
)
xt "58000,36000,95000,53000"
pts [
"58000,36000"
"58000,53000"
"95000,53000"
]
)
start &166
end &123
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1183,0
va (VaSet
font "arial,8,0"
)
xt "88000,52000,94200,53000"
st "PSDONE_OUT"
blo "88000,52800"
tm "WireNameMgr"
)
)
on &47
)
*184 (Wire
uid 1217,0
shape (OrthoPolyLine
uid 1218,0
va (VaSet
vasetType 3
)
xt "57000,35000,95000,57000"
pts [
"57000,35000"
"57000,57000"
"95000,57000"
]
)
start &168
end &136
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1220,0
va (VaSet
font "arial,8,0"
)
xt "88000,56000,94100,57000"
st "LOCKED_OUT"
blo "88000,56800"
tm "WireNameMgr"
)
)
on &48
)
*185 (Wire
uid 1254,0
shape (OrthoPolyLine
uid 1255,0
va (VaSet
vasetType 3
)
xt "55750,22000,68000,34000"
pts [
"55750,34000"
"57000,34000"
"57000,22000"
"68000,22000"
]
)
start &37
end &148
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1259,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57750,33000,62250,34000"
st "CLK_25_PS"
blo "57750,33800"
tm "WireNameMgr"
)
)
on &149
)
*186 (Wire
uid 1272,0
shape (OrthoPolyLine
uid 1273,0
va (VaSet
vasetType 3
)
xt "39000,41000,63250,64000"
pts [
"39000,64000"
"49000,64000"
"49000,41000"
"63250,41000"
]
)
start &150
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1277,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,63000,44000,64000"
st "do_shift"
blo "41000,63800"
tm "WireNameMgr"
)
)
on &151
)
*187 (Wire
uid 1286,0
shape (OrthoPolyLine
uid 1287,0
va (VaSet
vasetType 3
)
xt "39000,42000,63250,66000"
pts [
"39000,66000"
"50000,66000"
"50000,42000"
"63250,42000"
]
)
start &152
end &57
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1291,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "41000,65000,44300,66000"
st "direction"
blo "41000,65800"
tm "WireNameMgr"
)
)
on &153
)
*188 (Wire
uid 1458,0
shape (OrthoPolyLine
uid 1459,0
va (VaSet
vasetType 3
)
xt "36000,31000,63250,31000"
pts [
"36000,31000"
"63250,31000"
]
)
start &160
end &50
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1461,0
va (VaSet
font "arial,8,0"
)
xt "58250,30000,62650,31000"
st "CLK0_OUT"
blo "58250,30800"
tm "WireNameMgr"
)
)
on &43
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *189 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*191 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,11700,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
LIBRARY UNISIM;
USE UNISIM.Vcomponents.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*193 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*194 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*195 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*196 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*197 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*198 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1280,0,2561,1024"
viewArea "6490,-3000,107285,80125"
cachedDiagramExtent "0,0,221600,357000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1463,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*199 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*200 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*201 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*203 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*204 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*205 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*206 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*207 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*209 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*210 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*211 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*212 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*213 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*214 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*215 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*217 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*219 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,14800,27100,15800"
st "Diagram Signals:"
blo "20000,15600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 36,0
usingSuid 1
emptyRow *220 (LEmptyRow
)
uid 54,0
optionalChildren [
*221 (RefLabelRowHdr
)
*222 (TitleRowHdr
)
*223 (FilterRowHdr
)
*224 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*225 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*226 (GroupColHdr
tm "GroupColHdrMgr"
)
*227 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*228 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*229 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*230 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*231 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*232 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*233 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CLK_50"
t "std_logic"
o 3
suid 9,0
)
)
uid 237,0
)
*234 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CLK_25"
t "std_logic"
o 2
suid 10,0
)
)
uid 239,0
)
*235 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
suid 13,0
)
)
uid 295,0
)
*236 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 14
suid 14,0
)
)
uid 614,0
)
*237 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSCLK_IN"
t "std_logic"
o 16
suid 15,0
)
)
uid 616,0
)
*238 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSEN_IN"
t "std_logic"
o 18
suid 16,0
)
)
uid 618,0
)
*239 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSINCDEC_IN"
t "std_logic"
o 19
suid 17,0
)
)
uid 620,0
)
*240 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSDONE_OUT"
t "std_logic"
o 17
suid 19,0
)
)
uid 624,0
)
*241 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 15
suid 20,0
)
)
uid 626,0
)
*242 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ready"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 23,0
i "'0'"
)
)
uid 923,0
)
*243 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "shifting"
t "std_logic"
prec "-- status:"
preAdd 0
posAdd 0
o 13
suid 24,0
i "'0'"
)
)
uid 925,0
)
*244 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "offset"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 11
suid 25,0
i "(OTHERS => '0')"
)
)
uid 927,0
)
*245 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DCM_locked"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 26,0
)
)
uid 929,0
)
*246 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSCLK_OUT"
t "std_logic"
o 17
suid 28,0
)
)
uid 956,0
scheme 0
)
*247 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSEN_OUT"
t "std_logic"
o 18
suid 29,0
)
)
uid 958,0
scheme 0
)
*248 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSINCDEC_OUT"
t "std_logic"
o 19
suid 30,0
)
)
uid 960,0
scheme 0
)
*249 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSDONE_extraOUT"
t "std_logic"
o 20
suid 31,0
)
)
uid 962,0
scheme 0
)
*250 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LOCKED_extraOUT"
t "std_logic"
o 21
suid 32,0
)
)
uid 964,0
scheme 0
)
*251 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CLK_25_PS"
t "std_logic"
o 22
suid 34,0
)
)
uid 1246,0
scheme 0
)
*252 (LeafLogPort
port (LogicalPort
decl (Decl
n "do_shift"
t "std_logic"
o 23
suid 35,0
)
)
uid 1262,0
scheme 0
)
*253 (LeafLogPort
port (LogicalPort
decl (Decl
n "direction"
t "std_logic"
o 24
suid 36,0
)
)
uid 1264,0
scheme 0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*254 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *255 (MRCItem
litem &220
pos 21
dimension 20
)
uid 69,0
optionalChildren [
*256 (MRCItem
litem &221
pos 0
dimension 20
uid 70,0
)
*257 (MRCItem
litem &222
pos 1
dimension 23
uid 71,0
)
*258 (MRCItem
litem &223
pos 2
hidden 1
dimension 20
uid 72,0
)
*259 (MRCItem
litem &233
pos 0
dimension 20
uid 238,0
)
*260 (MRCItem
litem &234
pos 1
dimension 20
uid 240,0
)
*261 (MRCItem
litem &235
pos 2
dimension 20
uid 296,0
)
*262 (MRCItem
litem &236
pos 8
dimension 20
uid 615,0
)
*263 (MRCItem
litem &237
pos 3
dimension 20
uid 617,0
)
*264 (MRCItem
litem &238
pos 4
dimension 20
uid 619,0
)
*265 (MRCItem
litem &239
pos 5
dimension 20
uid 621,0
)
*266 (MRCItem
litem &240
pos 6
dimension 20
uid 625,0
)
*267 (MRCItem
litem &241
pos 7
dimension 20
uid 627,0
)
*268 (MRCItem
litem &242
pos 9
dimension 20
uid 924,0
)
*269 (MRCItem
litem &243
pos 10
dimension 20
uid 926,0
)
*270 (MRCItem
litem &244
pos 11
dimension 20
uid 928,0
)
*271 (MRCItem
litem &245
pos 12
dimension 20
uid 930,0
)
*272 (MRCItem
litem &246
pos 13
dimension 20
uid 957,0
)
*273 (MRCItem
litem &247
pos 14
dimension 20
uid 959,0
)
*274 (MRCItem
litem &248
pos 15
dimension 20
uid 961,0
)
*275 (MRCItem
litem &249
pos 16
dimension 20
uid 963,0
)
*276 (MRCItem
litem &250
pos 17
dimension 20
uid 965,0
)
*277 (MRCItem
litem &251
pos 18
dimension 20
uid 1247,0
)
*278 (MRCItem
litem &252
pos 19
dimension 20
uid 1263,0
)
*279 (MRCItem
litem &253
pos 20
dimension 20
uid 1265,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*280 (MRCItem
litem &224
pos 0
dimension 20
uid 74,0
)
*281 (MRCItem
litem &226
pos 1
dimension 50
uid 75,0
)
*282 (MRCItem
litem &227
pos 2
dimension 100
uid 76,0
)
*283 (MRCItem
litem &228
pos 3
dimension 50
uid 77,0
)
*284 (MRCItem
litem &229
pos 4
dimension 100
uid 78,0
)
*285 (MRCItem
litem &230
pos 5
dimension 100
uid 79,0
)
*286 (MRCItem
litem &231
pos 6
dimension 50
uid 80,0
)
*287 (MRCItem
litem &232
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *288 (LEmptyRow
)
uid 83,0
optionalChildren [
*289 (RefLabelRowHdr
)
*290 (TitleRowHdr
)
*291 (FilterRowHdr
)
*292 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*293 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*294 (GroupColHdr
tm "GroupColHdrMgr"
)
*295 (NameColHdr
tm "GenericNameColHdrMgr"
)
*296 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*297 (InitColHdr
tm "GenericValueColHdrMgr"
)
*298 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*299 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*300 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *301 (MRCItem
litem &288
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*302 (MRCItem
litem &289
pos 0
dimension 20
uid 98,0
)
*303 (MRCItem
litem &290
pos 1
dimension 23
uid 99,0
)
*304 (MRCItem
litem &291
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*305 (MRCItem
litem &292
pos 0
dimension 20
uid 102,0
)
*306 (MRCItem
litem &294
pos 1
dimension 50
uid 103,0
)
*307 (MRCItem
litem &295
pos 2
dimension 100
uid 104,0
)
*308 (MRCItem
litem &296
pos 3
dimension 100
uid 105,0
)
*309 (MRCItem
litem &297
pos 4
dimension 50
uid 106,0
)
*310 (MRCItem
litem &298
pos 5
dimension 50
uid 107,0
)
*311 (MRCItem
litem &299
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
