DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "IEEE"
unitName "STD_LOGIC_1164"
itemName "ALL"
)
(DmPackageRef
library "IEEE"
unitName "STD_LOGIC_ARITH"
itemName "ALL"
)
(DmPackageRef
library "IEEE"
unitName "STD_LOGIC_UNSIGNED"
itemName "ALL"
)
(DmPackageRef
library "FACT_FAD_lib"
unitName "fad_definitions"
itemName "ALL"
)
]
libraryRefs [
"IEEE"
"FACT_FAD_lib"
]
)
version "24.1"
appVersion "2009.2 (Build 10)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 39,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 175,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 136,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "wiz_reset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
i "'1'"
)
)
uid 138,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "addr"
t "std_logic_vector"
b "(9 DOWNTO 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 140,0
)
*17 (LogPort
port (LogicalPort
m 2
decl (Decl
n "data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 142,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "cs"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
i "'1'"
)
)
uid 144,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "wr"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
i "'1'"
)
)
uid 146,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rd"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
i "'1'"
)
)
uid 150,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "int"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
uid 152,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "write_length"
t "std_logic_vector"
b "(16 DOWNTO 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
uid 154,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "ram_start_addr"
t "std_logic_vector"
b "(RAM_ADDR_WIDTH-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
uid 156,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "ram_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
uid 158,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ram_addr"
t "std_logic_vector"
b "(RAM_ADDR_WIDTH-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
uid 160,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "data_valid"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
uid 162,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "busy"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 15,0
i "'1'"
)
)
uid 164,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "write_end_flag"
t "std_logic"
o 18
suid 18,0
)
)
uid 358,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "write_header_flag"
t "std_logic"
o 17
suid 19,0
)
)
uid 360,0
)
*30 (LogPort
port (LogicalPort
decl (Decl
n "fifo_channels"
t "std_logic_vector"
b "(3 downto 0)"
o 19
suid 20,0
)
)
uid 390,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "led"
t "std_logic_vector"
b "(7 DOWNTO 0)"
posAdd 0
o 7
suid 22,0
i "(OTHERS => '0')"
)
)
uid 496,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "s_trigger"
t "std_logic"
o 20
suid 23,0
i "'0'"
)
)
uid 526,0
)
*33 (LogPort
port (LogicalPort
m 1
decl (Decl
n "config_addr"
t "std_logic_vector"
b "(7 downto 0)"
o 23
suid 24,0
)
)
uid 581,0
)
*34 (LogPort
port (LogicalPort
decl (Decl
n "config_busy"
t "std_logic"
o 27
suid 25,0
)
)
uid 583,0
)
*35 (LogPort
port (LogicalPort
m 2
decl (Decl
n "config_data"
t "std_logic_vector"
b "(15 downto 0)"
o 24
suid 26,0
i "(others => 'Z')"
)
)
uid 585,0
)
*36 (LogPort
port (LogicalPort
decl (Decl
n "config_started"
t "std_logic"
o 22
suid 27,0
)
)
uid 587,0
)
*37 (LogPort
port (LogicalPort
m 1
decl (Decl
n "config_wr_en"
t "std_logic"
o 25
suid 28,0
i "'0'"
)
)
uid 589,0
)
*38 (LogPort
port (LogicalPort
m 1
decl (Decl
n "new_config"
t "std_logic"
o 21
suid 29,0
i "'0'"
)
)
uid 591,0
)
*39 (LogPort
port (LogicalPort
m 1
decl (Decl
n "config_rd_en"
t "std_logic"
o 26
suid 30,0
i "'0'"
)
)
uid 645,0
)
*40 (LogPort
port (LogicalPort
m 1
decl (Decl
n "denable"
t "std_logic"
eolc "-- default domino wave off"
posAdd 0
o 28
suid 31,0
i "'0'"
)
)
uid 675,0
)
*41 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dwrite_enable"
t "std_logic"
eolc "-- default DWRITE low."
preAdd 0
posAdd 0
o 29
suid 32,0
i "'0'"
)
)
uid 728,0
)
*42 (LogPort
port (LogicalPort
m 1
decl (Decl
n "data_valid_ack"
t "std_logic"
o 15
suid 34,0
i "'0'"
)
)
uid 890,0
)
*43 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sclk_enable"
t "std_logic"
eolc "-- default DWRITE HIGH."
posAdd 0
o 30
suid 35,0
i "'1'"
)
)
uid 922,0
)
*44 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ps_direction"
t "std_logic"
eolc "-- default phase shift upwards"
posAdd 0
o 31
suid 36,0
i "'1'"
)
)
uid 959,0
)
*45 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ps_do_phase_shift"
t "std_logic"
eolc "--pulse this to phase shift once"
preAdd 0
posAdd 0
o 32
suid 37,0
i "'0'"
)
)
uid 961,0
)
*46 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ps_reset"
t "std_logic"
eolc "-- pulse this to reset the variable phase shift"
posAdd 0
o 33
suid 38,0
i "'0'"
)
)
uid 993,0
)
*47 (LogPort
port (LogicalPort
m 1
decl (Decl
n "srclk_enable"
t "std_logic"
eolc "-- default SRCLK on."
posAdd 0
o 34
suid 39,0
i "'1'"
)
)
uid 1025,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 188,0
optionalChildren [
*48 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *49 (MRCItem
litem &1
pos 3
dimension 20
)
uid 190,0
optionalChildren [
*50 (MRCItem
litem &2
pos 0
dimension 20
uid 191,0
)
*51 (MRCItem
litem &3
pos 1
dimension 23
uid 192,0
)
*52 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 193,0
)
*53 (MRCItem
litem &14
pos 0
dimension 20
uid 137,0
)
*54 (MRCItem
litem &15
pos 1
dimension 20
uid 139,0
)
*55 (MRCItem
litem &16
pos 2
dimension 20
uid 141,0
)
*56 (MRCItem
litem &17
pos 3
dimension 20
uid 143,0
)
*57 (MRCItem
litem &18
pos 4
dimension 20
uid 145,0
)
*58 (MRCItem
litem &19
pos 5
dimension 20
uid 147,0
)
*59 (MRCItem
litem &20
pos 6
dimension 20
uid 151,0
)
*60 (MRCItem
litem &21
pos 7
dimension 20
uid 153,0
)
*61 (MRCItem
litem &22
pos 8
dimension 20
uid 155,0
)
*62 (MRCItem
litem &23
pos 9
dimension 20
uid 157,0
)
*63 (MRCItem
litem &24
pos 10
dimension 20
uid 159,0
)
*64 (MRCItem
litem &25
pos 11
dimension 20
uid 161,0
)
*65 (MRCItem
litem &26
pos 12
dimension 20
uid 163,0
)
*66 (MRCItem
litem &27
pos 13
dimension 20
uid 165,0
)
*67 (MRCItem
litem &28
pos 14
dimension 20
uid 359,0
)
*68 (MRCItem
litem &29
pos 15
dimension 20
uid 361,0
)
*69 (MRCItem
litem &30
pos 16
dimension 20
uid 391,0
)
*70 (MRCItem
litem &31
pos 17
dimension 20
uid 497,0
)
*71 (MRCItem
litem &32
pos 18
dimension 20
uid 527,0
)
*72 (MRCItem
litem &33
pos 19
dimension 20
uid 582,0
)
*73 (MRCItem
litem &34
pos 20
dimension 20
uid 584,0
)
*74 (MRCItem
litem &35
pos 21
dimension 20
uid 586,0
)
*75 (MRCItem
litem &36
pos 22
dimension 20
uid 588,0
)
*76 (MRCItem
litem &37
pos 23
dimension 20
uid 590,0
)
*77 (MRCItem
litem &38
pos 24
dimension 20
uid 592,0
)
*78 (MRCItem
litem &39
pos 25
dimension 20
uid 646,0
)
*79 (MRCItem
litem &40
pos 26
dimension 20
uid 676,0
)
*80 (MRCItem
litem &41
pos 27
dimension 20
uid 729,0
)
*81 (MRCItem
litem &42
pos 28
dimension 20
uid 891,0
)
*82 (MRCItem
litem &43
pos 29
dimension 20
uid 923,0
)
*83 (MRCItem
litem &44
pos 30
dimension 20
uid 960,0
)
*84 (MRCItem
litem &45
pos 31
dimension 20
uid 962,0
)
*85 (MRCItem
litem &46
pos 32
dimension 20
uid 994,0
)
*86 (MRCItem
litem &47
pos 33
dimension 20
uid 1026,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 194,0
optionalChildren [
*87 (MRCItem
litem &5
pos 0
dimension 20
uid 195,0
)
*88 (MRCItem
litem &7
pos 1
dimension 50
uid 196,0
)
*89 (MRCItem
litem &8
pos 2
dimension 100
uid 197,0
)
*90 (MRCItem
litem &9
pos 3
dimension 50
uid 198,0
)
*91 (MRCItem
litem &10
pos 4
dimension 100
uid 199,0
)
*92 (MRCItem
litem &11
pos 5
dimension 100
uid 200,0
)
*93 (MRCItem
litem &12
pos 6
dimension 50
uid 201,0
)
*94 (MRCItem
litem &13
pos 7
dimension 80
uid 202,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 189,0
vaOverrides [
]
)
]
)
uid 174,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *95 (LEmptyRow
)
uid 204,0
optionalChildren [
*96 (RefLabelRowHdr
)
*97 (TitleRowHdr
)
*98 (FilterRowHdr
)
*99 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*100 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*101 (GroupColHdr
tm "GroupColHdrMgr"
)
*102 (NameColHdr
tm "GenericNameColHdrMgr"
)
*103 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*104 (InitColHdr
tm "GenericValueColHdrMgr"
)
*105 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*106 (EolColHdr
tm "GenericEolColHdrMgr"
)
*107 (LogGeneric
generic (GiElement
name "RAM_ADDR_WIDTH"
type "integer"
value "14"
)
uid 1027,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 216,0
optionalChildren [
*108 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *109 (MRCItem
litem &95
pos 3
dimension 20
)
uid 218,0
optionalChildren [
*110 (MRCItem
litem &96
pos 0
dimension 20
uid 219,0
)
*111 (MRCItem
litem &97
pos 1
dimension 23
uid 220,0
)
*112 (MRCItem
litem &98
pos 2
hidden 1
dimension 20
uid 221,0
)
*113 (MRCItem
litem &107
pos 0
dimension 20
uid 1028,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 222,0
optionalChildren [
*114 (MRCItem
litem &99
pos 0
dimension 20
uid 223,0
)
*115 (MRCItem
litem &101
pos 1
dimension 50
uid 224,0
)
*116 (MRCItem
litem &102
pos 2
dimension 100
uid 225,0
)
*117 (MRCItem
litem &103
pos 3
dimension 100
uid 226,0
)
*118 (MRCItem
litem &104
pos 4
dimension 50
uid 227,0
)
*119 (MRCItem
litem &105
pos 5
dimension 50
uid 228,0
)
*120 (MRCItem
litem &106
pos 6
dimension 80
uid 229,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 217,0
vaOverrides [
]
)
]
)
uid 203,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\w5300_modul\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\w5300_modul\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\w5300_modul"
)
(vvPair
variable "d_logical"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\w5300_modul"
)
(vvPair
variable "date"
value "30.08.2010"
)
(vvPair
variable "day"
value "Mo"
)
(vvPair
variable "day_long"
value "Montag"
)
(vvPair
variable "dd"
value "30"
)
(vvPair
variable "entity_name"
value "w5300_modul"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "E5B-LABOR6"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "FACT_FAD_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/designcheck"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/ps"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/FACT_FAD_lib/ise"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "w5300_modul"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\w5300_modul\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\FPGA_projects\\ADC_CLK_VAR_PS\\FACT_FAD_20MHz_SRCLK\\FACT_FAD_lib\\hds\\w5300_modul\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "FACT_FAD"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "10:38:27"
)
(vvPair
variable "unit"
value "w5300_modul"
)
(vvPair
variable "user"
value "dneise"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 173,0
optionalChildren [
*121 (SymbolBody
uid 8,0
optionalChildren [
*122 (CptPort
uid 48,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,3625,43000,4375"
)
tg (CPTG
uid 50,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 51,0
va (VaSet
)
xt "44000,3500,45300,4500"
st "clk"
blo "44000,4300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 52,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,16000,23000,16800"
st "clk               : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*123 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,3625,77750,4375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "72400,3500,76000,4500"
st "wiz_reset"
ju 2
blo "76000,4300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 57,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,16800,37000,17600"
st "wiz_reset         : OUT    std_logic                      := '1' ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "wiz_reset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
i "'1'"
)
)
)
*124 (CptPort
uid 58,0
ps "OnEdgeStrategy"
shape (Triangle
uid 59,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,5625,77750,6375"
)
tg (CPTG
uid 60,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 61,0
va (VaSet
)
xt "74100,5500,76000,6500"
st "addr"
ju 2
blo "76000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 62,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,17600,33000,18400"
st "addr              : OUT    std_logic_vector (9 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "addr"
t "std_logic_vector"
b "(9 DOWNTO 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*125 (CptPort
uid 63,0
ps "OnEdgeStrategy"
shape (Diamond
uid 64,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,7625,77750,8375"
)
tg (CPTG
uid 65,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66,0
va (VaSet
)
xt "74200,7500,76000,8500"
st "data"
ju 2
blo "76000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 67,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,18400,33500,19200"
st "data              : INOUT  std_logic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 2
decl (Decl
n "data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*126 (CptPort
uid 68,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,9625,77750,10375"
)
tg (CPTG
uid 70,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71,0
va (VaSet
)
xt "74800,9500,76000,10500"
st "cs"
ju 2
blo "76000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 72,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,19200,37000,20000"
st "cs                : OUT    std_logic                      := '1' ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "cs"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
i "'1'"
)
)
)
*127 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,11625,77750,12375"
)
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "74800,11500,76000,12500"
st "wr"
ju 2
blo "76000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 77,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,20000,37000,20800"
st "wr                : OUT    std_logic                      := '1' ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "wr"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
i "'1'"
)
)
)
*128 (CptPort
uid 83,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,15625,77750,16375"
)
tg (CPTG
uid 85,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86,0
va (VaSet
)
xt "74900,15500,76000,16500"
st "rd"
ju 2
blo "76000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 87,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,21600,37000,22400"
st "rd                : OUT    std_logic                      := '1' ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rd"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
i "'1'"
)
)
)
*129 (CptPort
uid 88,0
ps "OnEdgeStrategy"
shape (Triangle
uid 89,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,5625,43000,6375"
)
tg (CPTG
uid 90,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91,0
va (VaSet
)
xt "44000,5500,45200,6500"
st "int"
blo "44000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,22400,23000,23200"
st "int               : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "int"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*130 (CptPort
uid 93,0
ps "OnEdgeStrategy"
shape (Triangle
uid 94,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,7625,43000,8375"
)
tg (CPTG
uid 95,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 96,0
va (VaSet
)
xt "44000,7500,48900,8500"
st "write_length"
blo "44000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 97,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,23200,33500,24000"
st "write_length      : IN     std_logic_vector (16 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "write_length"
t "std_logic_vector"
b "(16 DOWNTO 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*131 (CptPort
uid 98,0
ps "OnEdgeStrategy"
shape (Triangle
uid 99,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,9625,43000,10375"
)
tg (CPTG
uid 100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101,0
va (VaSet
)
xt "44000,9500,49900,10500"
st "ram_start_addr"
blo "44000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 102,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,24000,40500,24800"
st "ram_start_addr    : IN     std_logic_vector (RAM_ADDR_WIDTH-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "ram_start_addr"
t "std_logic_vector"
b "(RAM_ADDR_WIDTH-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*132 (CptPort
uid 103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,11625,43000,12375"
)
tg (CPTG
uid 105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 106,0
va (VaSet
)
xt "44000,11500,47500,12500"
st "ram_data"
blo "44000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 107,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,24800,33500,25600"
st "ram_data          : IN     std_logic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "ram_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*133 (CptPort
uid 108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,17625,77750,18375"
)
tg (CPTG
uid 110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 111,0
va (VaSet
)
xt "72400,17500,76000,18500"
st "ram_addr"
ju 2
blo "76000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 112,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,25600,40500,26400"
st "ram_addr          : OUT    std_logic_vector (RAM_ADDR_WIDTH-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ram_addr"
t "std_logic_vector"
b "(RAM_ADDR_WIDTH-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*134 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,13625,43000,14375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
)
xt "44000,13500,48100,14500"
st "data_valid"
blo "44000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 117,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,26400,23000,27200"
st "data_valid        : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "data_valid"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*135 (CptPort
uid 118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,19625,77750,20375"
)
tg (CPTG
uid 120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 121,0
va (VaSet
)
xt "74100,19500,76000,20500"
st "busy"
ju 2
blo "76000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 122,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,28000,37000,28800"
st "busy              : OUT    std_logic                      := '1' ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "busy"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 15,0
i "'1'"
)
)
)
*136 (CommentText
uid 299,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 300,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,30800,15000,35800"
)
oxt "0,0,15000,5000"
text (MLText
uid 301,0
va (VaSet
fg "0,0,32768"
)
xt "200,31000,13900,35000"
st "
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
included 1
excludeCommentLeader 1
)
*137 (CptPort
uid 348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,14625,43000,15375"
)
tg (CPTG
uid 350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 351,0
va (VaSet
)
xt "44000,14500,49700,15500"
st "write_end_flag"
blo "44000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 352,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,29600,23000,30400"
st "write_end_flag    : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "write_end_flag"
t "std_logic"
o 18
suid 18,0
)
)
)
*138 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,15625,43000,16375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "44000,15500,50800,16500"
st "write_header_flag"
blo "44000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 357,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,28800,23000,29600"
st "write_header_flag : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "write_header_flag"
t "std_logic"
o 17
suid 19,0
)
)
)
*139 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,16625,43000,17375"
)
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
)
xt "44000,16500,49200,17500"
st "fifo_channels"
blo "44000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 389,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,30400,33000,31200"
st "fifo_channels     : IN     std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "fifo_channels"
t "std_logic_vector"
b "(3 downto 0)"
o 19
suid 20,0
)
)
)
*140 (CptPort
uid 491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,20625,77750,21375"
)
tg (CPTG
uid 493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 494,0
va (VaSet
)
xt "74600,20500,76000,21500"
st "led"
ju 2
blo "76000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 495,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,20800,43000,21600"
st "led               : OUT    std_logic_vector (7 DOWNTO 0)  := (OTHERS => '0') ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "led"
t "std_logic_vector"
b "(7 DOWNTO 0)"
posAdd 0
o 7
suid 22,0
i "(OTHERS => '0')"
)
)
)
*141 (CptPort
uid 521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,21625,77750,22375"
)
tg (CPTG
uid 523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 524,0
va (VaSet
)
xt "72400,21500,76000,22500"
st "s_trigger"
ju 2
blo "76000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 525,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,31200,37000,32000"
st "s_trigger         : OUT    std_logic                      := '0' ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "s_trigger"
t "std_logic"
o 20
suid 23,0
i "'0'"
)
)
)
*142 (CptPort
uid 551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 552,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,22625,77750,23375"
)
tg (CPTG
uid 553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 554,0
va (VaSet
)
xt "71200,22500,76000,23500"
st "config_addr"
ju 2
blo "76000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 555,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,33600,33000,34400"
st "config_addr       : OUT    std_logic_vector (7 downto 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "config_addr"
t "std_logic_vector"
b "(7 downto 0)"
o 23
suid 24,0
)
)
)
*143 (CptPort
uid 556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,17625,43000,18375"
)
tg (CPTG
uid 558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 559,0
va (VaSet
)
xt "44000,17500,48800,18500"
st "config_busy"
blo "44000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 560,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,36800,23000,37600"
st "config_busy       : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "config_busy"
t "std_logic"
o 27
suid 25,0
)
)
)
*144 (CptPort
uid 561,0
ps "OnEdgeStrategy"
shape (Diamond
uid 639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,23625,77750,24375"
)
tg (CPTG
uid 563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 564,0
va (VaSet
)
xt "71300,23500,76000,24500"
st "config_data"
ju 2
blo "76000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 565,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,34400,43000,35200"
st "config_data       : INOUT  std_logic_vector (15 downto 0) := (others => 'Z') ;
"
)
thePort (LogicalPort
m 2
decl (Decl
n "config_data"
t "std_logic_vector"
b "(15 downto 0)"
o 24
suid 26,0
i "(others => 'Z')"
)
)
)
*145 (CptPort
uid 566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,18625,43000,19375"
)
tg (CPTG
uid 568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 569,0
va (VaSet
)
xt "44000,18500,49600,19500"
st "config_started"
blo "44000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 570,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,32800,23000,33600"
st "config_started    : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "config_started"
t "std_logic"
o 22
suid 27,0
)
)
)
*146 (CptPort
uid 571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,24625,77750,25375"
)
tg (CPTG
uid 573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 574,0
va (VaSet
)
xt "70700,24500,76000,25500"
st "config_wr_en"
ju 2
blo "76000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 575,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,35200,37000,36000"
st "config_wr_en      : OUT    std_logic                      := '0' ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "config_wr_en"
t "std_logic"
o 25
suid 28,0
i "'0'"
)
)
)
*147 (CptPort
uid 576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,25625,77750,26375"
)
tg (CPTG
uid 578,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 579,0
va (VaSet
)
xt "71400,25500,76000,26500"
st "new_config"
ju 2
blo "76000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 580,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,32000,37000,32800"
st "new_config        : OUT    std_logic                      := '0' ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "new_config"
t "std_logic"
o 21
suid 29,0
i "'0'"
)
)
)
*148 (CptPort
uid 640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,26625,77750,27375"
)
tg (CPTG
uid 642,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 643,0
va (VaSet
)
xt "70800,26500,76000,27500"
st "config_rd_en"
ju 2
blo "76000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 644,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,36000,37000,36800"
st "config_rd_en      : OUT    std_logic                      := '0' ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "config_rd_en"
t "std_logic"
o 26
suid 30,0
i "'0'"
)
)
)
*149 (CptPort
uid 670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 671,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,27625,77750,28375"
)
tg (CPTG
uid 672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 673,0
va (VaSet
)
xt "73000,27500,76000,28500"
st "denable"
ju 2
blo "76000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 674,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,37600,50500,38400"
st "denable           : OUT    std_logic                      := '0' ; -- default domino wave off
"
)
thePort (LogicalPort
m 1
decl (Decl
n "denable"
t "std_logic"
eolc "-- default domino wave off"
posAdd 0
o 28
suid 31,0
i "'0'"
)
)
)
*150 (CptPort
uid 723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,28625,77750,29375"
)
tg (CPTG
uid 725,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 726,0
va (VaSet
)
xt "70600,28500,76000,29500"
st "dwrite_enable"
ju 2
blo "76000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 727,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,38400,48500,39200"
st "dwrite_enable     : OUT    std_logic                      := '0' ; -- default DWRITE low.
"
)
thePort (LogicalPort
m 1
decl (Decl
n "dwrite_enable"
t "std_logic"
eolc "-- default DWRITE low."
preAdd 0
posAdd 0
o 29
suid 32,0
i "'0'"
)
)
)
*151 (CptPort
uid 885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 886,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,29625,77750,30375"
)
tg (CPTG
uid 887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 888,0
va (VaSet
)
xt "70400,29500,76000,30500"
st "data_valid_ack"
ju 2
blo "76000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 889,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,27200,37000,28000"
st "data_valid_ack    : OUT    std_logic                      := '0' ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "data_valid_ack"
t "std_logic"
o 15
suid 34,0
i "'0'"
)
)
)
*152 (CptPort
uid 917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 918,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,30625,77750,31375"
)
tg (CPTG
uid 919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 920,0
va (VaSet
)
xt "71300,30500,76000,31500"
st "sclk_enable"
ju 2
blo "76000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 921,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,39200,49000,40000"
st "sclk_enable       : OUT    std_logic                      := '1' ; -- default DWRITE HIGH.
"
)
thePort (LogicalPort
m 1
decl (Decl
n "sclk_enable"
t "std_logic"
eolc "-- default DWRITE HIGH."
posAdd 0
o 30
suid 35,0
i "'1'"
)
)
)
*153 (CptPort
uid 949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 950,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,31625,77750,32375"
)
tg (CPTG
uid 951,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 952,0
va (VaSet
)
xt "71100,31500,76000,32500"
st "ps_direction"
ju 2
blo "76000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 953,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,40000,52500,40800"
st "ps_direction      : OUT    std_logic                      := '1' ; -- default phase shift upwards
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ps_direction"
t "std_logic"
eolc "-- default phase shift upwards"
posAdd 0
o 31
suid 36,0
i "'1'"
)
)
)
*154 (CptPort
uid 954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,32625,77750,33375"
)
tg (CPTG
uid 956,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 957,0
va (VaSet
)
xt "69000,32500,76000,33500"
st "ps_do_phase_shift"
ju 2
blo "76000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 958,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,40800,53500,41600"
st "ps_do_phase_shift : OUT    std_logic                      := '0' ; --pulse this to phase shift once
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ps_do_phase_shift"
t "std_logic"
eolc "--pulse this to phase shift once"
preAdd 0
posAdd 0
o 32
suid 37,0
i "'0'"
)
)
)
*155 (CptPort
uid 988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,33625,77750,34375"
)
tg (CPTG
uid 990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 991,0
va (VaSet
)
xt "72700,33500,76000,34500"
st "ps_reset"
ju 2
blo "76000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 992,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,41600,61000,42400"
st "ps_reset          : OUT    std_logic                      := '0' ; -- pulse this to reset the variable phase shift
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ps_reset"
t "std_logic"
eolc "-- pulse this to reset the variable phase shift"
posAdd 0
o 33
suid 38,0
i "'0'"
)
)
)
*156 (CptPort
uid 1020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,34625,77750,35375"
)
tg (CPTG
uid 1022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1023,0
va (VaSet
)
xt "71000,34500,76000,35500"
st "srclk_enable"
ju 2
blo "76000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1024,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,42400,46500,43200"
st "srclk_enable      : OUT    std_logic                      := '1' -- default SRCLK on.
"
)
thePort (LogicalPort
m 1
decl (Decl
n "srclk_enable"
t "std_logic"
eolc "-- default SRCLK on."
posAdd 0
o 34
suid 39,0
i "'1'"
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,2000,77000,36000"
)
oxt "43000,2000,56000,22000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "47700,11000,53900,12000"
st "FACT_FAD_lib"
blo "47700,11800"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "47700,12000,53400,13000"
st "w5300_modul"
blo "47700,12800"
)
)
gi *157 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "43000,200,58000,2600"
st "Generic Declarations

RAM_ADDR_WIDTH integer 14  
"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "RAM_ADDR_WIDTH"
type "integer"
value "14"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*158 (Grouping
uid 16,0
optionalChildren [
*159 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,30000,64000,31000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,30000,56900,31000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*160 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,26000,68000,27000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,26000,67200,27000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*161 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,28000,64000,29000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,28000,57200,29000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*162 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,28000,47000,29000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,28000,45300,29000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*163 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,27000,84000,31000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,27200,73400,28200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*164 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,26000,84000,27000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,26000,72700,27000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*165 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,26000,64000,28000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "50150,26500,56850,27500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*166 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,29000,47000,30000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,29000,45300,30000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*167 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,30000,47000,31000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,30000,45900,31000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*168 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,29000,64000,30000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,29000,60900,30000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "43000,26000,84000,31000"
)
oxt "14000,66000,55000,71000"
)
*169 (CommentText
uid 133,0
shape (Rectangle
uid 134,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,-6000,33000,0"
)
text (MLText
uid 135,0
va (VaSet
fg "0,0,32768"
font "Arial,10,0"
)
xt "200,-5800,32200,-600"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 10:21:37 04.02.2010
from - D:\\E5b\\E5b_09_189\\FPGA\\FACT_FAD\\FACT_FAD_lib\\hdl\\w5300_modul.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *170 (PackageList
uid 170,0
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
uid 171,0
va (VaSet
font "arial,8,1"
)
xt "0,1000,5400,2000"
st "Package List"
blo "0,1800"
)
*172 (MLText
uid 172,0
va (VaSet
)
xt "0,2000,15200,8000"
st "library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
library FACT_FAD_lib;
use FACT_FAD_lib.fad_definitions.ALL;"
tm "PackageList"
)
]
)
windowSize "0,0,1015,690"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *173 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *174 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "0,14000,5400,15000"
st "Declarations"
blo "0,14800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "0,15000,2700,16000"
st "Ports:"
blo "0,15800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "0,43200,2400,44200"
st "User:"
blo "0,44000"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "0,14000,5800,15000"
st "Internal User:"
blo "0,14800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,44200,2000,44200"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,14000,0,14000"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1028,0
activeModelName "Symbol:CDM"
)
