DocumentHdrVersion "1.1" Header (DocumentHdr version 2 dmPackageRefs [ (DmPackageRef library "ieee" unitName "std_logic_1164" ) (DmPackageRef library "ieee" unitName "std_logic_arith" ) (DmPackageRef library "ieee" unitName "std_logic_unsigned" ) (DmPackageRef library "ieee" unitName "std_logic_textio" ) (DmPackageRef library "std" unitName "textio" ) ] instances [ (Instance name "I_adcTB_adc" duLibraryName "FACT_FAD_TB_lib" duName "adc_emulator" elements [ (GiElement name "INPUT_FILE" type "string" value "\"../memory_files/analog_input_ch0.txt\"" ) ] mwi 0 uid 138,0 ) (Instance name "I_adcTB_clock" duLibraryName "FACT_FAD_TB_lib" duName "clock_generator" elements [ (GiElement name "clock_period" type "time" value "20 ns" ) (GiElement name "reset_time" type "time" value "50 ns" ) ] mwi 0 uid 175,0 ) ] embeddedInstances [ (EmbeddedInstance name "eb_adcTB_oeb" number "1" ) ] libraryRefs [ "ieee" "std" ] ) version "29.1" appVersion "2009.2 (Build 10)" noEmbeddedEditors 1 model (BlockDiag VExpander (VariableExpander vvMap [ (vvPair variable "HDLDir" value "D:\\E5b\\E5b_09_189\\FPGA\\FAD_repos\\unstable\\FACT_FAD\\FACT_FAD_TB_lib\\hdl" ) (vvPair variable "HDSDir" value "D:\\E5b\\E5b_09_189\\FPGA\\FAD_repos\\unstable\\FACT_FAD\\FACT_FAD_TB_lib\\hds" ) (vvPair variable "SideDataDesignDir" value "D:\\E5b\\E5b_09_189\\FPGA\\FAD_repos\\unstable\\FACT_FAD\\FACT_FAD_TB_lib\\hds\\adc_emulator_tb\\struct.bd.info" ) (vvPair variable "SideDataUserDir" value "D:\\E5b\\E5b_09_189\\FPGA\\FAD_repos\\unstable\\FACT_FAD\\FACT_FAD_TB_lib\\hds\\adc_emulator_tb\\struct.bd.user" ) (vvPair variable "SourceDir" value "D:\\E5b\\E5b_09_189\\FPGA\\FAD_repos\\unstable\\FACT_FAD\\FACT_FAD_TB_lib\\hds" ) (vvPair variable "appl" value "HDL Designer" ) (vvPair variable "arch_name" value "struct" ) (vvPair variable "config" value "%(unit)_config" ) (vvPair variable "d" value "D:\\E5b\\E5b_09_189\\FPGA\\FAD_repos\\unstable\\FACT_FAD\\FACT_FAD_TB_lib\\hds\\adc_emulator_tb" ) (vvPair variable "d_logical" value "D:\\E5b\\E5b_09_189\\FPGA\\FAD_repos\\unstable\\FACT_FAD\\FACT_FAD_TB_lib\\hds\\adc_emulator_tb" ) (vvPair variable "date" value "23.06.2010" ) (vvPair variable "day" value "Mi" ) (vvPair variable "day_long" value "Mittwoch" ) (vvPair variable "dd" value "23" ) (vvPair variable "entity_name" value "adc_emulator_tb" ) (vvPair variable "ext" value "" ) (vvPair variable "f" value "struct.bd" ) (vvPair variable "f_logical" value "struct.bd" ) (vvPair variable "f_noext" value "struct" ) (vvPair variable "group" value "UNKNOWN" ) (vvPair variable "host" value "EEPC8" ) (vvPair variable "language" value "VHDL" ) (vvPair variable "library" value "FACT_FAD_TB_lib" ) (vvPair variable "library_downstream_ModelSimCompiler" value "$HDS_PROJECT_DIR\\FACT_FAD_TB_lib\\work" ) (vvPair variable "mm" value "06" ) (vvPair variable "module_name" value "adc_emulator_tb" ) (vvPair variable "month" value "Jun" ) (vvPair variable "month_long" value "Juni" ) (vvPair variable "p" value "D:\\E5b\\E5b_09_189\\FPGA\\FAD_repos\\unstable\\FACT_FAD\\FACT_FAD_TB_lib\\hds\\adc_emulator_tb\\struct.bd" ) (vvPair variable "p_logical" value "D:\\E5b\\E5b_09_189\\FPGA\\FAD_repos\\unstable\\FACT_FAD\\FACT_FAD_TB_lib\\hds\\adc_emulator_tb\\struct.bd" ) (vvPair variable "package_name" value "" ) (vvPair variable "project_name" value "FACT_FAD" ) (vvPair variable "series" value "HDL Designer Series" ) (vvPair variable "task_DesignCompilerPath" value "" ) (vvPair variable "task_LeonardoPath" value "" ) (vvPair variable "task_ModelSimPath" value "$HDS_HOME/../Modeltech/win32" ) (vvPair variable "task_NC-SimPath" value "" ) (vvPair variable "task_PrecisionRTLPath" value "$HDS_HOME/../Precision/Mgc_home/bin" ) (vvPair variable "task_QuestaSimPath" value "" ) (vvPair variable "task_VCSPath" value "" ) (vvPair variable "this_ext" value "bd" ) (vvPair variable "this_file" value "struct" ) (vvPair variable "this_file_logical" value "struct" ) (vvPair variable "time" value "12:03:45" ) (vvPair variable "unit" value "adc_emulator_tb" ) (vvPair variable "user" value "Benjamin Krumm" ) (vvPair variable "version" value "2009.2 (Build 10)" ) (vvPair variable "view" value "struct" ) (vvPair variable "year" value "2010" ) (vvPair variable "yy" value "10" ) ] ) LanguageMgr "VhdlLangMgr" uid 52,0 optionalChildren [ *1 (Grouping uid 9,0 optionalChildren [ *2 (CommentText uid 11,0 shape (Rectangle uid 12,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "36000,48000,53000,49000" ) oxt "18000,70000,35000,71000" text (MLText uid 13,0 va (VaSet fg "0,0,32768" bg "0,0,32768" ) xt "36200,48000,49200,49000" st " by %user on %dd %month %year " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 17000 ) position 1 ignorePrefs 1 titleBlock 1 ) *3 (CommentText uid 14,0 shape (Rectangle uid 15,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "53000,44000,57000,45000" ) oxt "35000,66000,39000,67000" text (MLText uid 16,0 va (VaSet fg "0,0,32768" bg "0,0,32768" ) xt "53200,44000,56200,45000" st " Project: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *4 (CommentText uid 17,0 shape (Rectangle uid 18,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "36000,46000,53000,47000" ) oxt "18000,68000,35000,69000" text (MLText uid 19,0 va (VaSet fg "0,0,32768" bg "0,0,32768" ) xt "36200,46000,46000,47000" st " ADC Emulator Testbench " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 17000 ) position 1 ignorePrefs 1 titleBlock 1 ) *5 (CommentText uid 20,0 shape (Rectangle uid 21,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "32000,46000,36000,47000" ) oxt "14000,68000,18000,69000" text (MLText uid 22,0 va (VaSet fg "0,0,32768" bg "0,0,32768" ) xt "32200,46000,34300,47000" st " Title: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *6 (CommentText uid 23,0 shape (Rectangle uid 24,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "53000,45000,73000,49000" ) oxt "35000,67000,55000,71000" text (MLText uid 25,0 va (VaSet fg "0,0,32768" bg "0,0,32768" ) xt "53200,45200,62400,46200" st " " tm "CommentText" wrapOption 3 visibleHeight 4000 visibleWidth 20000 ) ignorePrefs 1 titleBlock 1 ) *7 (CommentText uid 26,0 shape (Rectangle uid 27,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "57000,44000,73000,45000" ) oxt "39000,66000,55000,67000" text (MLText uid 28,0 va (VaSet fg "0,0,32768" bg "0,0,32768" ) xt "57200,44000,61700,45000" st " %project_name " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 16000 ) position 1 ignorePrefs 1 titleBlock 1 ) *8 (CommentText uid 29,0 shape (Rectangle uid 30,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "32000,44000,53000,46000" ) oxt "14000,66000,35000,68000" text (MLText uid 31,0 va (VaSet fg "32768,0,0" ) xt "39700,44000,45300,46000" st " TU Dortmund Physik / EE " ju 0 tm "CommentText" wrapOption 3 visibleHeight 2000 visibleWidth 21000 ) position 1 ignorePrefs 1 titleBlock 1 ) *9 (CommentText uid 32,0 shape (Rectangle uid 33,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "32000,47000,36000,48000" ) oxt "14000,69000,18000,70000" text (MLText uid 34,0 va (VaSet fg "0,0,32768" bg "0,0,32768" ) xt "32200,47000,34300,48000" st " Path: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *10 (CommentText uid 35,0 shape (Rectangle uid 36,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "32000,48000,36000,49000" ) oxt "14000,70000,18000,71000" text (MLText uid 37,0 va (VaSet fg "0,0,32768" bg "0,0,32768" ) xt "32200,48000,34900,49000" st " Edited: " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 4000 ) position 1 ignorePrefs 1 titleBlock 1 ) *11 (CommentText uid 38,0 shape (Rectangle uid 39,0 sl 0 va (VaSet vasetType 1 fg "65280,65280,46080" ) xt "36000,47000,53000,48000" ) oxt "18000,69000,35000,70000" text (MLText uid 40,0 va (VaSet fg "0,0,32768" bg "0,0,32768" ) xt "36200,47000,51900,48000" st " %library/%unit/%view " tm "CommentText" wrapOption 3 visibleHeight 1000 visibleWidth 17000 ) position 1 ignorePrefs 1 titleBlock 1 ) ] shape (GroupingShape uid 10,0 va (VaSet vasetType 1 fg "65535,65535,65535" lineStyle 2 lineWidth 2 ) xt "32000,44000,73000,49000" ) oxt "14000,66000,55000,71000" ) *12 (SaComponent uid 138,0 optionalChildren [ *13 (CptPort uid 148,0 ps "OnEdgeStrategy" shape (Triangle uid 149,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "31250,20625,32000,21375" ) tg (CPTG uid 150,0 ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text uid 151,0 va (VaSet ) xt "33000,20500,34300,21500" st "clk" blo "33000,21300" ) ) thePort (LogicalPort decl (Decl n "clk" t "STD_LOGIC" preAdd 0 posAdd 0 o 1 ) ) ) *14 (CptPort uid 152,0 ps "OnEdgeStrategy" shape (Triangle uid 153,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "42000,22625,42750,23375" ) tg (CPTG uid 154,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 155,0 va (VaSet ) xt "36200,22500,41000,23500" st "data : (11:0)" ju 2 blo "41000,23300" ) ) thePort (LogicalPort m 1 decl (Decl n "data" t "STD_LOGIC_VECTOR" b "(11 DOWNTO 0)" preAdd 0 posAdd 0 o 2 ) ) ) *15 (CptPort uid 156,0 ps "OnEdgeStrategy" shape (Triangle uid 157,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "42000,20625,42750,21375" ) tg (CPTG uid 158,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 159,0 va (VaSet ) xt "39700,20500,41000,21500" st "otr" ju 2 blo "41000,21300" ) ) thePort (LogicalPort m 1 decl (Decl n "otr" t "STD_LOGIC" preAdd 0 posAdd 0 o 3 ) ) ) *16 (CptPort uid 160,0 ps "OnEdgeStrategy" shape (Triangle uid 161,0 ro 270 va (VaSet vasetType 1 fg "0,65535,0" ) xt "42000,21625,42750,22375" ) tg (CPTG uid 162,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 163,0 va (VaSet ) xt "39400,21500,41000,22500" st "oeb" ju 2 blo "41000,22300" ) ) thePort (LogicalPort decl (Decl n "oeb" t "STD_LOGIC" preAdd 0 posAdd 0 o 4 ) ) ) ] shape (Rectangle uid 139,0 va (VaSet vasetType 1 fg "0,49152,49152" lineColor "0,0,50000" lineWidth 2 ) xt "32000,19000,42000,26000" ) oxt "29000,7000,39000,17000" ttg (MlTextGroup uid 140,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *17 (Text uid 141,0 va (VaSet font "Arial,8,1" ) xt "32200,26000,39900,27000" st "FACT_FAD_TB_lib" blo "32200,26800" tm "BdLibraryNameMgr" ) *18 (Text uid 142,0 va (VaSet font "Arial,8,1" ) xt "32200,27000,38000,28000" st "adc_emulator" blo "32200,27800" tm "CptNameMgr" ) *19 (Text uid 143,0 va (VaSet font "Arial,8,1" ) xt "32200,28000,37700,29000" st "I_adcTB_adc" blo "32200,28800" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation uid 144,0 ps "EdgeToEdgeStrategy" matrix (Matrix uid 145,0 text (MLText uid 146,0 va (VaSet font "Courier New,8,0" ) xt "32000,18200,67500,19000" st "INPUT_FILE = \"../memory_files/analog_input_ch0.txt\" ( string ) " ) header "" ) elements [ (GiElement name "INPUT_FILE" type "string" value "\"../memory_files/analog_input_ch0.txt\"" ) ] ) viewicon (ZoomableIcon uid 147,0 sl 0 va (VaSet vasetType 1 fg "49152,49152,49152" ) xt "32250,24250,33750,25750" iconName "VhdlFileViewIcon.png" iconMaskName "VhdlFileViewIcon.msk" ftype 10 ) ordering 1 viewiconposition 0 portVis (PortSigDisplay sIVOD 1 ) archFileType "UNKNOWN" ) *20 (SaComponent uid 175,0 optionalChildren [ *21 (CptPort uid 164,0 ps "OnEdgeStrategy" shape (Triangle uid 165,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "22000,20625,22750,21375" ) tg (CPTG uid 166,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 167,0 va (VaSet ) xt "19700,20500,21000,21500" st "clk" ju 2 blo "21000,21300" ) ) thePort (LogicalPort m 1 decl (Decl n "clk" t "std_logic" preAdd 0 posAdd 0 o 1 suid 1,0 i "'0'" ) ) ) *22 (CptPort uid 168,0 ps "OnEdgeStrategy" shape (Triangle uid 169,0 ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "22000,21625,22750,22375" ) tg (CPTG uid 170,0 ps "CptPortTextPlaceStrategy" stg "RightVerticalLayoutStrategy" f (Text uid 171,0 va (VaSet ) xt "19700,21500,21000,22500" st "rst" ju 2 blo "21000,22300" ) ) thePort (LogicalPort m 1 decl (Decl n "rst" t "std_logic" preAdd 0 posAdd 0 o 2 suid 2,0 i "'0'" ) ) ) ] shape (Rectangle uid 176,0 va (VaSet vasetType 1 fg "0,49152,49152" lineColor "0,0,50000" lineWidth 2 ) xt "14000,19000,22000,24000" ) oxt "22000,15000,30000,19000" ttg (MlTextGroup uid 177,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *23 (Text uid 178,0 va (VaSet font "Arial,8,1" ) xt "14150,24000,21850,25000" st "FACT_FAD_TB_lib" blo "14150,24800" tm "BdLibraryNameMgr" ) *24 (Text uid 179,0 va (VaSet font "Arial,8,1" ) xt "14150,25000,20850,26000" st "clock_generator" blo "14150,25800" tm "CptNameMgr" ) *25 (Text uid 180,0 va (VaSet font "Arial,8,1" ) xt "14150,26000,20250,27000" st "I_adcTB_clock" blo "14150,26800" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation uid 181,0 ps "EdgeToEdgeStrategy" matrix (Matrix uid 182,0 text (MLText uid 183,0 va (VaSet font "Courier New,8,0" ) xt "14000,17400,32500,19000" st "clock_period = 20 ns ( time ) reset_time = 50 ns ( time ) " ) header "" ) elements [ (GiElement name "clock_period" type "time" value "20 ns" ) (GiElement name "reset_time" type "time" value "50 ns" ) ] ) viewicon (ZoomableIcon uid 184,0 sl 0 va (VaSet vasetType 1 fg "49152,49152,49152" ) xt "14250,22250,15750,23750" iconName "VhdlFileViewIcon.png" iconMaskName "VhdlFileViewIcon.msk" ftype 10 ) ordering 1 viewiconposition 0 portVis (PortSigDisplay ) archFileType "UNKNOWN" ) *26 (Net uid 185,0 decl (Decl n "clk" t "std_logic" preAdd 0 posAdd 0 o 1 suid 1,0 i "'0'" ) declText (MLText uid 186,0 va (VaSet font "Courier New,8,0" ) xt "22000,3000,38500,3800" st "SIGNAL clk : std_logic := '0' " ) ) *27 (Net uid 191,0 decl (Decl n "data" t "std_logic_vector" b "(11 DOWNTO 0)" preAdd 0 posAdd 0 o 2 suid 2,0 ) declText (MLText uid 192,0 va (VaSet font "Courier New,8,0" ) xt "22000,3800,45500,4600" st "SIGNAL data : std_logic_vector(11 DOWNTO 0) " ) ) *28 (Net uid 199,0 decl (Decl n "otr" t "std_logic" preAdd 0 posAdd 0 o 3 suid 3,0 ) declText (MLText uid 200,0 va (VaSet font "Courier New,8,0" ) xt "22000,5400,35000,6200" st "SIGNAL otr : std_logic " ) ) *29 (Net uid 207,0 decl (Decl n "oeb" t "std_logic" preAdd 0 posAdd 0 o 4 suid 4,0 ) declText (MLText uid 208,0 va (VaSet font "Courier New,8,0" ) xt "22000,4600,35000,5400" st "SIGNAL oeb : std_logic " ) ) *30 (HdlText uid 223,0 optionalChildren [ *31 (EmbeddedText uid 229,0 commentText (CommentText uid 230,0 ps "CenterOffsetStrategy" shape (Rectangle uid 231,0 va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "0,0,32768" lineWidth 2 ) xt "54000,25000,67000,34000" ) text (MLText uid 232,0 va (VaSet ) xt "54200,25200,66300,33200" st " -- eb_adcTB_oeb 1: enable ADC enable_proc: process begin oeb <= '1'; wait for 1 us; oeb <= '0'; wait; end process enable_proc; " tm "HdlTextMgr" wrapOption 3 visibleHeight 9000 visibleWidth 13000 ) ) ) ] shape (Rectangle uid 224,0 va (VaSet vasetType 1 fg "65535,65535,37120" lineColor "0,0,32768" lineWidth 2 ) xt "54000,19000,62000,25000" ) ttg (MlTextGroup uid 225,0 ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *32 (Text uid 226,0 va (VaSet font "Arial,8,1" ) xt "55150,20000,61450,21000" st "eb_adcTB_oeb" blo "55150,20800" tm "HdlTextNameMgr" ) *33 (Text uid 227,0 va (VaSet font "Arial,8,1" ) xt "55150,21000,55950,22000" st "1" blo "55150,21800" tm "HdlTextNumberMgr" ) ] ) viewicon (ZoomableIcon uid 228,0 sl 0 va (VaSet vasetType 1 fg "49152,49152,49152" ) xt "54250,23250,55750,24750" iconName "TextFile.png" iconMaskName "TextFile.msk" ftype 21 ) viewiconposition 0 ) *34 (Wire uid 187,0 shape (OrthoPolyLine uid 188,0 va (VaSet vasetType 3 ) xt "22750,21000,31250,21000" pts [ "22750,21000" "31250,21000" ] ) start &21 end &13 sat 32 eat 32 st 0 sf 1 si 0 tg (WTG uid 189,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 190,0 va (VaSet ) xt "26000,20000,27300,21000" st "clk" blo "26000,20800" tm "WireNameMgr" ) ) on &26 ) *35 (Wire uid 193,0 shape (OrthoPolyLine uid 194,0 va (VaSet vasetType 3 lineWidth 2 ) xt "42750,23000,50000,23000" pts [ "42750,23000" "50000,23000" ] ) start &14 sat 32 eat 16 sty 1 st 0 sf 1 tg (WTG uid 197,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 198,0 va (VaSet ) xt "44000,22000,48800,23000" st "data : (11:0)" blo "44000,22800" tm "WireNameMgr" ) ) on &27 ) *36 (Wire uid 201,0 shape (OrthoPolyLine uid 202,0 va (VaSet vasetType 3 ) xt "42750,21000,50000,21000" pts [ "42750,21000" "50000,21000" ] ) start &15 sat 32 eat 16 st 0 sf 1 tg (WTG uid 205,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 206,0 va (VaSet ) xt "44000,20000,45300,21000" st "otr" blo "44000,20800" tm "WireNameMgr" ) ) on &28 ) *37 (Wire uid 209,0 shape (OrthoPolyLine uid 210,0 va (VaSet vasetType 3 ) xt "42750,22000,54000,22000" pts [ "54000,22000" "42750,22000" ] ) start &30 end &16 sat 2 eat 32 st 0 sf 1 tg (WTG uid 213,0 ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text uid 214,0 va (VaSet ) xt "44000,21000,45600,22000" st "oeb" blo "44000,21800" tm "WireNameMgr" ) ) on &29 ) ] bg "65535,65535,65535" grid (Grid origin "0,0" isVisible 1 isActive 1 xSpacing 1000 xySpacing 1000 xShown 1 yShown 1 color "26368,26368,26368" ) packageList *38 (PackageList uid 41,0 stg "VerticalLayoutStrategy" textVec [ *39 (Text uid 42,0 va (VaSet font "arial,8,1" ) xt "0,0,5400,1000" st "Package List" blo "0,800" ) *40 (MLText uid 43,0 va (VaSet ) xt "0,1000,12400,8000" st "LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_arith.all; USE ieee.std_logic_unsigned.all; USE ieee.std_logic_textio.all; LIBRARY std; USE std.textio.all;" tm "PackageList" ) ] ) compDirBlock (MlTextGroup uid 44,0 stg "VerticalLayoutStrategy" textVec [ *41 (Text uid 45,0 va (VaSet isHidden 1 font "Arial,8,1" ) xt "20000,0,28100,1000" st "Compiler Directives" blo "20000,800" ) *42 (Text uid 46,0 va (VaSet isHidden 1 font "Arial,8,1" ) xt "20000,1000,29600,2000" st "Pre-module directives:" blo "20000,1800" ) *43 (MLText uid 47,0 va (VaSet isHidden 1 ) xt "20000,2000,27500,4000" st "`resetall `timescale 1ns/10ps" tm "BdCompilerDirectivesTextMgr" ) *44 (Text uid 48,0 va (VaSet isHidden 1 font "Arial,8,1" ) xt "20000,4000,30100,5000" st "Post-module directives:" blo "20000,4800" ) *45 (MLText uid 49,0 va (VaSet isHidden 1 ) xt "20000,0,20000,0" tm "BdCompilerDirectivesTextMgr" ) *46 (Text uid 50,0 va (VaSet isHidden 1 font "Arial,8,1" ) xt "20000,5000,29900,6000" st "End-module directives:" blo "20000,5800" ) *47 (MLText uid 51,0 va (VaSet isHidden 1 ) xt "20000,6000,20000,6000" tm "BdCompilerDirectivesTextMgr" ) ] associable 1 ) windowSize "-4,-4,1284,998" viewArea "-8133,-7544,70472,53176" cachedDiagramExtent "0,0,73000,49000" hasePageBreakOrigin 1 pageBreakOrigin "0,0" lastUid 232,0 defaultCommentText (CommentText shape (Rectangle layer 0 va (VaSet vasetType 1 fg "65280,65280,46080" lineColor "0,0,32768" ) xt "0,0,15000,5000" ) text (MLText va (VaSet fg "0,0,32768" ) xt "200,200,2000,1200" st " Text " tm "CommentText" wrapOption 3 visibleHeight 4600 visibleWidth 14600 ) ) defaultPanel (Panel shape (RectFrame va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "32768,0,0" lineWidth 2 ) xt "0,0,20000,20000" ) title (TextAssociate ps "TopLeftStrategy" text (Text va (VaSet font "Arial,8,1" ) xt "1000,1000,3800,2000" st "Panel0" blo "1000,1800" tm "PanelText" ) ) ) defaultBlk (Blk shape (Rectangle va (VaSet vasetType 1 fg "39936,56832,65280" lineColor "0,0,32768" lineWidth 2 ) xt "0,0,8000,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *48 (Text va (VaSet font "Arial,8,1" ) xt "2200,3500,5800,4500" st "" blo "2200,4300" tm "BdLibraryNameMgr" ) *49 (Text va (VaSet font "Arial,8,1" ) xt "2200,4500,5600,5500" st "" blo "2200,5300" tm "BlkNameMgr" ) *50 (Text va (VaSet font "Arial,8,1" ) xt "2200,5500,3200,6500" st "I0" blo "2200,6300" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation ps "EdgeToEdgeStrategy" matrix (Matrix text (MLText va (VaSet font "Courier New,8,0" ) xt "2200,13500,2200,13500" ) header "" ) elements [ ] ) viewicon (ZoomableIcon sl 0 va (VaSet vasetType 1 fg "49152,49152,49152" ) xt "0,0,1500,1500" iconName "UnknownFile.png" iconMaskName "UnknownFile.msk" ) viewiconposition 0 ) defaultMWComponent (MWC shape (Rectangle va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "0,0,8000,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *51 (Text va (VaSet font "Arial,8,1" ) xt "550,3500,3450,4500" st "Library" blo "550,4300" ) *52 (Text va (VaSet font "Arial,8,1" ) xt "550,4500,7450,5500" st "MWComponent" blo "550,5300" ) *53 (Text va (VaSet font "Arial,8,1" ) xt "550,5500,1550,6500" st "I0" blo "550,6300" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation ps "EdgeToEdgeStrategy" matrix (Matrix text (MLText va (VaSet font "Courier New,8,0" ) xt "-6450,1500,-6450,1500" ) header "" ) elements [ ] ) portVis (PortSigDisplay ) prms (Property pclass "params" pname "params" ptn "String" ) visOptions (mwParamsVisibilityOptions ) ) defaultSaComponent (SaComponent shape (Rectangle va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "0,0,8000,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *54 (Text va (VaSet font "Arial,8,1" ) xt "900,3500,3800,4500" st "Library" blo "900,4300" tm "BdLibraryNameMgr" ) *55 (Text va (VaSet font "Arial,8,1" ) xt "900,4500,7100,5500" st "SaComponent" blo "900,5300" tm "CptNameMgr" ) *56 (Text va (VaSet font "Arial,8,1" ) xt "900,5500,1900,6500" st "I0" blo "900,6300" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation ps "EdgeToEdgeStrategy" matrix (Matrix text (MLText va (VaSet font "Courier New,8,0" ) xt "-6100,1500,-6100,1500" ) header "" ) elements [ ] ) viewicon (ZoomableIcon sl 0 va (VaSet vasetType 1 fg "49152,49152,49152" ) xt "0,0,1500,1500" iconName "UnknownFile.png" iconMaskName "UnknownFile.msk" ) viewiconposition 0 portVis (PortSigDisplay ) archFileType "UNKNOWN" ) defaultVhdlComponent (VhdlComponent shape (Rectangle va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "0,0,8000,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *57 (Text va (VaSet font "Arial,8,1" ) xt "500,3500,3400,4500" st "Library" blo "500,4300" ) *58 (Text va (VaSet font "Arial,8,1" ) xt "500,4500,7500,5500" st "VhdlComponent" blo "500,5300" ) *59 (Text va (VaSet font "Arial,8,1" ) xt "500,5500,1500,6500" st "I0" blo "500,6300" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation ps "EdgeToEdgeStrategy" matrix (Matrix text (MLText va (VaSet font "Courier New,8,0" ) xt "-6500,1500,-6500,1500" ) header "" ) elements [ ] ) portVis (PortSigDisplay ) entityPath "" archName "" archPath "" ) defaultVerilogComponent (VerilogComponent shape (Rectangle va (VaSet vasetType 1 fg "0,65535,0" lineColor "0,32896,0" lineWidth 2 ) xt "-450,0,8450,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *60 (Text va (VaSet font "Arial,8,1" ) xt "50,3500,2950,4500" st "Library" blo "50,4300" ) *61 (Text va (VaSet font "Arial,8,1" ) xt "50,4500,7950,5500" st "VerilogComponent" blo "50,5300" ) *62 (Text va (VaSet font "Arial,8,1" ) xt "50,5500,1050,6500" st "I0" blo "50,6300" tm "InstanceNameMgr" ) ] ) ga (GenericAssociation ps "EdgeToEdgeStrategy" matrix (Matrix text (MLText va (VaSet font "Courier New,8,0" ) xt "-6950,1500,-6950,1500" ) header "" ) elements [ ] ) entityPath "" ) defaultHdlText (HdlText shape (Rectangle va (VaSet vasetType 1 fg "65535,65535,37120" lineColor "0,0,32768" lineWidth 2 ) xt "0,0,8000,10000" ) ttg (MlTextGroup ps "CenterOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *63 (Text va (VaSet font "Arial,8,1" ) xt "3150,4000,4850,5000" st "eb1" blo "3150,4800" tm "HdlTextNameMgr" ) *64 (Text va (VaSet font "Arial,8,1" ) xt "3150,5000,3950,6000" st "1" blo "3150,5800" tm "HdlTextNumberMgr" ) ] ) viewicon (ZoomableIcon sl 0 va (VaSet vasetType 1 fg "49152,49152,49152" ) xt "0,0,1500,1500" iconName "UnknownFile.png" iconMaskName "UnknownFile.msk" ) viewiconposition 0 ) defaultEmbeddedText (EmbeddedText commentText (CommentText ps "CenterOffsetStrategy" shape (Rectangle va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "0,0,32768" lineWidth 2 ) xt "0,0,18000,5000" ) text (MLText va (VaSet ) xt "200,200,2000,1200" st " Text " tm "HdlTextMgr" wrapOption 3 visibleHeight 4600 visibleWidth 17600 ) ) ) defaultGlobalConnector (GlobalConnector shape (Circle va (VaSet vasetType 1 fg "65535,65535,0" ) xt "-1000,-1000,1000,1000" radius 1000 ) name (Text va (VaSet font "Arial,8,1" ) xt "-500,-500,500,500" st "G" blo "-500,300" ) ) defaultRipper (Ripper ps "OnConnectorStrategy" shape (Line2D pts [ "0,0" "1000,1000" ] va (VaSet vasetType 1 ) xt "0,0,1000,1000" ) ) defaultBdJunction (BdJunction ps "OnConnectorStrategy" shape (Circle va (VaSet vasetType 1 ) xt "-400,-400,400,400" radius 400 ) ) defaultPortIoIn (PortIoIn shape (CompositeShape va (VaSet vasetType 1 fg "0,0,32768" ) optionalChildren [ (Pentagon sl 0 ro 270 xt "-2000,-375,-500,375" ) (Line sl 0 ro 270 xt "-500,0,0,0" pts [ "-500,0" "0,0" ] ) ] ) stc 0 sf 1 tg (WTG ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "-1375,-1000,-1375,-1000" ju 2 blo "-1375,-1000" tm "WireNameMgr" ) ) ) defaultPortIoOut (PortIoOut shape (CompositeShape va (VaSet vasetType 1 fg "0,0,32768" ) optionalChildren [ (Pentagon sl 0 ro 270 xt "500,-375,2000,375" ) (Line sl 0 ro 270 xt "0,0,500,0" pts [ "0,0" "500,0" ] ) ] ) stc 0 sf 1 tg (WTG ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "625,-1000,625,-1000" blo "625,-1000" tm "WireNameMgr" ) ) ) defaultPortIoInOut (PortIoInOut shape (CompositeShape va (VaSet vasetType 1 fg "0,0,32768" ) optionalChildren [ (Hexagon sl 0 xt "500,-375,2000,375" ) (Line sl 0 xt "0,0,500,0" pts [ "0,0" "500,0" ] ) ] ) stc 0 sf 1 tg (WTG ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "0,-375,0,-375" blo "0,-375" tm "WireNameMgr" ) ) ) defaultPortIoBuffer (PortIoBuffer shape (CompositeShape va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "0,0,32768" ) optionalChildren [ (Hexagon sl 0 xt "500,-375,2000,375" ) (Line sl 0 xt "0,0,500,0" pts [ "0,0" "500,0" ] ) ] ) stc 0 sf 1 tg (WTG ps "PortIoTextPlaceStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "0,-375,0,-375" blo "0,-375" tm "WireNameMgr" ) ) ) defaultSignal (Wire shape (OrthoPolyLine va (VaSet vasetType 3 ) pts [ "0,0" "0,0" ] ) ss 0 es 0 sat 32 eat 32 st 0 sf 1 si 0 tg (WTG ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "0,0,1900,1000" st "sig0" blo "0,800" tm "WireNameMgr" ) ) ) defaultBus (Wire shape (OrthoPolyLine va (VaSet vasetType 3 lineWidth 2 ) pts [ "0,0" "0,0" ] ) ss 0 es 0 sat 32 eat 32 sty 1 st 0 sf 1 si 0 tg (WTG ps "ConnStartEndStrategy" stg "STSignalDisplayStrategy" f (Text va (VaSet ) xt "0,0,2400,1000" st "dbus0" blo "0,800" tm "WireNameMgr" ) ) ) defaultBundle (Bundle shape (OrthoPolyLine va (VaSet vasetType 3 lineColor "32768,0,0" lineWidth 2 ) pts [ "0,0" "0,0" ] ) ss 0 es 0 sat 32 eat 32 textGroup (BiTextGroup ps "ConnStartEndStrategy" stg "VerticalLayoutStrategy" first (Text va (VaSet ) xt "0,0,3000,1000" st "bundle0" blo "0,800" tm "BundleNameMgr" ) second (MLText va (VaSet ) xt "0,1000,1000,2000" st "()" tm "BundleContentsMgr" ) ) bundleNet &0 ) defaultPortMapFrame (PortMapFrame ps "PortMapFrameStrategy" shape (RectFrame va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "0,0,32768" lineWidth 2 ) xt "0,0,10000,12000" ) portMapText (BiTextGroup ps "BottomRightOffsetStrategy" stg "VerticalLayoutStrategy" first (MLText va (VaSet ) ) second (MLText va (VaSet ) tm "PortMapTextMgr" ) ) ) defaultGenFrame (Frame shape (RectFrame va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "26368,26368,26368" lineStyle 2 lineWidth 2 ) xt "0,0,20000,20000" ) title (TextAssociate ps "TopLeftStrategy" text (MLText va (VaSet ) xt "0,-1100,12600,-100" st "g0: FOR i IN 0 TO n GENERATE" tm "FrameTitleTextMgr" ) ) seqNum (FrameSequenceNumber ps "TopLeftStrategy" shape (Rectangle va (VaSet vasetType 1 fg "65535,65535,65535" ) xt "50,50,1250,1450" ) num (Text va (VaSet ) xt "250,250,1050,1250" st "1" blo "250,1050" tm "FrameSeqNumMgr" ) ) decls (MlTextGroup ps "BottomRightOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *65 (Text va (VaSet font "Arial,8,1" ) xt "14100,20000,22000,21000" st "Frame Declarations" blo "14100,20800" ) *66 (MLText va (VaSet ) xt "14100,21000,14100,21000" tm "BdFrameDeclTextMgr" ) ] ) ) defaultBlockFrame (Frame shape (RectFrame va (VaSet vasetType 1 fg "65535,65535,65535" lineColor "26368,26368,26368" lineStyle 1 lineWidth 2 ) xt "0,0,20000,20000" ) title (TextAssociate ps "TopLeftStrategy" text (MLText va (VaSet ) xt "0,-1100,7400,-100" st "b0: BLOCK (guard)" tm "FrameTitleTextMgr" ) ) seqNum (FrameSequenceNumber ps "TopLeftStrategy" shape (Rectangle va (VaSet vasetType 1 fg "65535,65535,65535" ) xt "50,50,1250,1450" ) num (Text va (VaSet ) xt "250,250,1050,1250" st "1" blo "250,1050" tm "FrameSeqNumMgr" ) ) decls (MlTextGroup ps "BottomRightOffsetStrategy" stg "VerticalLayoutStrategy" textVec [ *67 (Text va (VaSet font "Arial,8,1" ) xt "14100,20000,22000,21000" st "Frame Declarations" blo "14100,20800" ) *68 (MLText va (VaSet ) xt "14100,21000,14100,21000" tm "BdFrameDeclTextMgr" ) ] ) style 3 ) defaultSaCptPort (CptPort ps "OnEdgeStrategy" shape (Triangle ro 90 va (VaSet vasetType 1 fg "0,65535,0" ) xt "0,0,750,750" ) tg (CPTG ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text va (VaSet ) xt "0,750,1800,1750" st "Port" blo "0,1550" ) ) thePort (LogicalPort decl (Decl n "Port" t "" o 0 ) ) ) defaultSaCptPortBuffer (CptPort ps "OnEdgeStrategy" shape (Diamond va (VaSet vasetType 1 fg "65535,65535,65535" ) xt "0,0,750,750" ) tg (CPTG ps "CptPortTextPlaceStrategy" stg "VerticalLayoutStrategy" f (Text va (VaSet ) xt "0,750,1800,1750" st "Port" blo "0,1550" ) ) thePort (LogicalPort m 3 decl (Decl n "Port" t "" o 0 ) ) ) defaultDeclText (MLText va (VaSet font "Courier New,8,0" ) ) archDeclarativeBlock (BdArchDeclBlock uid 1,0 stg "BdArchDeclBlockLS" declLabel (Text uid 2,0 va (VaSet font "Arial,8,1" ) xt "20000,0,25400,1000" st "Declarations" blo "20000,800" ) portLabel (Text uid 3,0 va (VaSet font "Arial,8,1" ) xt "20000,1000,22700,2000" st "Ports:" blo "20000,1800" ) preUserLabel (Text uid 4,0 va (VaSet isHidden 1 font "Arial,8,1" ) xt "20000,0,23800,1000" st "Pre User:" blo "20000,800" ) preUserText (MLText uid 5,0 va (VaSet isHidden 1 font "Courier New,8,0" ) xt "20000,0,20000,0" tm "BdDeclarativeTextMgr" ) diagSignalLabel (Text uid 6,0 va (VaSet font "Arial,8,1" ) xt "20000,2000,27100,3000" st "Diagram Signals:" blo "20000,2800" ) postUserLabel (Text uid 7,0 va (VaSet isHidden 1 font "Arial,8,1" ) xt "20000,0,24700,1000" st "Post User:" blo "20000,800" ) postUserText (MLText uid 8,0 va (VaSet isHidden 1 font "Courier New,8,0" ) xt "20000,0,20000,0" tm "BdDeclarativeTextMgr" ) ) commonDM (CommonDM ldm (LogicalDM suid 4,0 usingSuid 1 emptyRow *69 (LEmptyRow ) uid 54,0 optionalChildren [ *70 (RefLabelRowHdr ) *71 (TitleRowHdr ) *72 (FilterRowHdr ) *73 (RefLabelColHdr tm "RefLabelColHdrMgr" ) *74 (RowExpandColHdr tm "RowExpandColHdrMgr" ) *75 (GroupColHdr tm "GroupColHdrMgr" ) *76 (NameColHdr tm "BlockDiagramNameColHdrMgr" ) *77 (ModeColHdr tm "BlockDiagramModeColHdrMgr" ) *78 (TypeColHdr tm "BlockDiagramTypeColHdrMgr" ) *79 (BoundsColHdr tm "BlockDiagramBoundsColHdrMgr" ) *80 (InitColHdr tm "BlockDiagramInitColHdrMgr" ) *81 (EolColHdr tm "BlockDiagramEolColHdrMgr" ) *82 (LeafLogPort port (LogicalPort m 4 decl (Decl n "clk" t "std_logic" preAdd 0 posAdd 0 o 1 suid 1,0 i "'0'" ) ) uid 215,0 ) *83 (LeafLogPort port (LogicalPort m 4 decl (Decl n "data" t "std_logic_vector" b "(11 DOWNTO 0)" preAdd 0 posAdd 0 o 2 suid 2,0 ) ) uid 217,0 ) *84 (LeafLogPort port (LogicalPort m 4 decl (Decl n "otr" t "std_logic" preAdd 0 posAdd 0 o 3 suid 3,0 ) ) uid 219,0 ) *85 (LeafLogPort port (LogicalPort m 4 decl (Decl n "oeb" t "std_logic" preAdd 0 posAdd 0 o 4 suid 4,0 ) ) uid 221,0 ) ] ) pdm (PhysicalDM displayShortBounds 1 editShortBounds 1 uid 67,0 optionalChildren [ *86 (Sheet sheetRow (SheetRow headerVa (MVa cellColor "49152,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" ) cellVa (MVa cellColor "65535,65535,65535" fontColor "0,0,0" font "Tahoma,10,0" ) groupVa (MVa cellColor "39936,56832,65280" fontColor "0,0,0" font "Tahoma,10,0" ) emptyMRCItem *87 (MRCItem litem &69 pos 4 dimension 20 ) uid 69,0 optionalChildren [ *88 (MRCItem litem &70 pos 0 dimension 20 uid 70,0 ) *89 (MRCItem litem &71 pos 1 dimension 23 uid 71,0 ) *90 (MRCItem litem &72 pos 2 hidden 1 dimension 20 uid 72,0 ) *91 (MRCItem litem &82 pos 0 dimension 20 uid 216,0 ) *92 (MRCItem litem &83 pos 1 dimension 20 uid 218,0 ) *93 (MRCItem litem &84 pos 2 dimension 20 uid 220,0 ) *94 (MRCItem litem &85 pos 3 dimension 20 uid 222,0 ) ] ) sheetCol (SheetCol propVa (MVa cellColor "0,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" textAngle 90 ) uid 73,0 optionalChildren [ *95 (MRCItem litem &73 pos 0 dimension 20 uid 74,0 ) *96 (MRCItem litem &75 pos 1 dimension 50 uid 75,0 ) *97 (MRCItem litem &76 pos 2 dimension 100 uid 76,0 ) *98 (MRCItem litem &77 pos 3 dimension 50 uid 77,0 ) *99 (MRCItem litem &78 pos 4 dimension 100 uid 78,0 ) *100 (MRCItem litem &79 pos 5 dimension 100 uid 79,0 ) *101 (MRCItem litem &80 pos 6 dimension 50 uid 80,0 ) *102 (MRCItem litem &81 pos 7 dimension 80 uid 81,0 ) ] ) fixedCol 4 fixedRow 2 name "Ports" uid 68,0 vaOverrides [ ] ) ] ) uid 53,0 ) genericsCommonDM (CommonDM ldm (LogicalDM emptyRow *103 (LEmptyRow ) uid 83,0 optionalChildren [ *104 (RefLabelRowHdr ) *105 (TitleRowHdr ) *106 (FilterRowHdr ) *107 (RefLabelColHdr tm "RefLabelColHdrMgr" ) *108 (RowExpandColHdr tm "RowExpandColHdrMgr" ) *109 (GroupColHdr tm "GroupColHdrMgr" ) *110 (NameColHdr tm "GenericNameColHdrMgr" ) *111 (TypeColHdr tm "GenericTypeColHdrMgr" ) *112 (InitColHdr tm "GenericValueColHdrMgr" ) *113 (PragmaColHdr tm "GenericPragmaColHdrMgr" ) *114 (EolColHdr tm "GenericEolColHdrMgr" ) ] ) pdm (PhysicalDM displayShortBounds 1 editShortBounds 1 uid 95,0 optionalChildren [ *115 (Sheet sheetRow (SheetRow headerVa (MVa cellColor "49152,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" ) cellVa (MVa cellColor "65535,65535,65535" fontColor "0,0,0" font "Tahoma,10,0" ) groupVa (MVa cellColor "39936,56832,65280" fontColor "0,0,0" font "Tahoma,10,0" ) emptyMRCItem *116 (MRCItem litem &103 pos 0 dimension 20 ) uid 97,0 optionalChildren [ *117 (MRCItem litem &104 pos 0 dimension 20 uid 98,0 ) *118 (MRCItem litem &105 pos 1 dimension 23 uid 99,0 ) *119 (MRCItem litem &106 pos 2 hidden 1 dimension 20 uid 100,0 ) ] ) sheetCol (SheetCol propVa (MVa cellColor "0,49152,49152" fontColor "0,0,0" font "Tahoma,10,0" textAngle 90 ) uid 101,0 optionalChildren [ *120 (MRCItem litem &107 pos 0 dimension 20 uid 102,0 ) *121 (MRCItem litem &109 pos 1 dimension 50 uid 103,0 ) *122 (MRCItem litem &110 pos 2 dimension 100 uid 104,0 ) *123 (MRCItem litem &111 pos 3 dimension 100 uid 105,0 ) *124 (MRCItem litem &112 pos 4 dimension 50 uid 106,0 ) *125 (MRCItem litem &113 pos 5 dimension 50 uid 107,0 ) *126 (MRCItem litem &114 pos 6 dimension 80 uid 108,0 ) ] ) fixedCol 3 fixedRow 2 name "Ports" uid 96,0 vaOverrides [ ] ) ] ) uid 82,0 type 1 ) activeModelName "BlockDiag" )