Changeset 249 for FPGA

Timestamp:

07/12/10 11:45:19 (14 years ago)

Author:

dneise

Message:

minor changes

Location:

FPGA/FAD/stable/FACT_FAD/FACT_FAD_lib/hds

Files:

• .cache.dat (modified) ( previous)
• @f@a@d_main/struct.bd (modified) (9 diffs)

FPGA/FAD/stable/FACT_FAD/FACT_FAD_lib/hds/@f@a@d_main/struct.bd

@@ -167 +167 @@
 (vvPair
 variable "HDLDir"
-value "C:\\FPGA_projects\\FACT_FAD_02072010\\FACT_FAD\\FACT_FAD_lib\\hdl"
+value "C:\\FPGA_projects\\fact_repos\\FPGA\\FAD\\stable\\FACT_FAD\\FACT_FAD_lib\\hdl"
 )
 (vvPair
 variable "HDSDir"
-value "C:\\FPGA_projects\\FACT_FAD_02072010\\FACT_FAD\\FACT_FAD_lib\\hds"
+value "C:\\FPGA_projects\\fact_repos\\FPGA\\FAD\\stable\\FACT_FAD\\FACT_FAD_lib\\hds"
 )
 (vvPair
 variable "SideDataDesignDir"
-value "C:\\FPGA_projects\\FACT_FAD_02072010\\FACT_FAD\\FACT_FAD_lib\\hds\\@f@a@d_main\\struct.bd.info"
+value "C:\\FPGA_projects\\fact_repos\\FPGA\\FAD\\stable\\FACT_FAD\\FACT_FAD_lib\\hds\\@f@a@d_main\\struct.bd.info"
 )
 (vvPair
 variable "SideDataUserDir"
-value "C:\\FPGA_projects\\FACT_FAD_02072010\\FACT_FAD\\FACT_FAD_lib\\hds\\@f@a@d_main\\struct.bd.user"
+value "C:\\FPGA_projects\\fact_repos\\FPGA\\FAD\\stable\\FACT_FAD\\FACT_FAD_lib\\hds\\@f@a@d_main\\struct.bd.user"
 )
 (vvPair
 variable "SourceDir"
-value "C:\\FPGA_projects\\FACT_FAD_02072010\\FACT_FAD\\FACT_FAD_lib\\hds"
+value "C:\\FPGA_projects\\fact_repos\\FPGA\\FAD\\stable\\FACT_FAD\\FACT_FAD_lib\\hds"
 )
 (vvPair
@@ -199 +199 @@
 (vvPair
 variable "d"
-value "C:\\FPGA_projects\\FACT_FAD_02072010\\FACT_FAD\\FACT_FAD_lib\\hds\\@f@a@d_main"
+value "C:\\FPGA_projects\\fact_repos\\FPGA\\FAD\\stable\\FACT_FAD\\FACT_FAD_lib\\hds\\@f@a@d_main"
 )
 (vvPair
 variable "d_logical"
-value "C:\\FPGA_projects\\FACT_FAD_02072010\\FACT_FAD\\FACT_FAD_lib\\hds\\FAD_main"
+value "C:\\FPGA_projects\\fact_repos\\FPGA\\FAD\\stable\\FACT_FAD\\FACT_FAD_lib\\hds\\FAD_main"
 )
 (vvPair
 variable "date"
-value "02.07.2010"
+value "12.07.2010"
 )
 (vvPair
 variable "day"
-value "Fr"
+value "Mo"
 )
 (vvPair
 variable "day_long"
-value "Freitag"
+value "Montag"
 )
 (vvPair
 variable "dd"
-value "02"
+value "12"
 )
 (vvPair
@@ -299 +299 @@
 (vvPair
 variable "p"
-value "C:\\FPGA_projects\\FACT_FAD_02072010\\FACT_FAD\\FACT_FAD_lib\\hds\\@f@a@d_main\\struct.bd"
+value "C:\\FPGA_projects\\fact_repos\\FPGA\\FAD\\stable\\FACT_FAD\\FACT_FAD_lib\\hds\\@f@a@d_main\\struct.bd"
 )
 (vvPair
 variable "p_logical"
-value "C:\\FPGA_projects\\FACT_FAD_02072010\\FACT_FAD\\FACT_FAD_lib\\hds\\FAD_main\\struct.bd"
+value "C:\\FPGA_projects\\fact_repos\\FPGA\\FAD\\stable\\FACT_FAD\\FACT_FAD_lib\\hds\\FAD_main\\struct.bd"
 )
 (vvPair
@@ -359 +359 @@
 (vvPair
 variable "time"
-value "10:38:34"
+value "11:42:03"
 )
 (vvPair
@@ -12748 +12748 @@
 va (VaSet
 )
-xt "-25000,74000,-20500,75000"
+xt "-25000,73000,-20500,74000"
 st "CLK_25_PS"
-blo "-25000,74800"
+blo "-25000,73800"
 tm "WireNameMgr"
 )
@@ -13330 +13330 @@
 vasetType 3
 )
-xt "-23000,63000,-18750,63000"
+xt "-27000,63000,-18750,63000"
 pts [
-"-23000,63000"
+"-27000,63000"
 "-18750,63000"
 ]
@@ -13349 +13349 @@
 va (VaSet
 )
-xt "-22000,62000,-17500,63000"
+xt "-24000,62000,-19500,63000"
 st "CLK_25_PS"
-blo "-22000,62800"
+blo "-24000,62800"
 tm "WireNameMgr"
 )
@@ -13661 +13661 @@
 )
 windowSize "0,0,1281,1024"
-viewArea "63050,40700,132015,97575"
+viewArea "-62364,34906,23843,105999"
 cachedDiagramExtent "-87000,0,162300,301700"
 pageSetupInfo (PageSetupInfo
@@ -13687 +13687 @@
 hasePageBreakOrigin 1
 pageBreakOrigin "-73000,0"
-lastUid 8421,0
+lastUid 8460,0
 defaultCommentText (CommentText
 shape (Rectangle